登录
首页 » VHDL » 这是使用VHDL编写的交通灯程序,供大家交流学习

这是使用VHDL编写的交通灯程序,供大家交流学习

于 2022-04-29 发布 文件大小:215.88 kB
0 150
下载积分: 2 下载次数: 1

代码说明:

这是使用VHDL编写的交通灯程序,供大家交流学习-This is the use of VHDL prepared by the traffic lights procedures for the exchange of learning

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • apb_uart
    这里是apb总线设计代码。这个源程序是基于verilog语言设计的(Here is the APB bus design code. This source program is designed based on Verilog language)
    2021-04-12 14:18:57下载
    积分:1
  • Viterberi 解码器
    Viterberi 解码器使用 vhdl 编程实现将被用于制作增强功能
    2023-03-06 21:00:04下载
    积分:1
  • VHDL参考例程
    VHDL参考例程--日如DAC0832接口电路程序-VHDL reference routines- on procedures such as the DAC0832 Interface Circuit
    2022-03-23 11:58:49下载
    积分:1
  • 实验课的作业,包括半加器、全加器、加/减法器,使用逻辑图和VHDl描述,包括分析和报告。...
    实验课的作业,包括半加器、全加器、加/减法器,使用逻辑图和VHDl描述,包括分析和报告。-experiment include the operation of a half adder, full adder, plus/subtraction device, and the use of logic diagram VHDl description, including analysis and reporting.
    2022-12-20 07:25:03下载
    积分:1
  • hamming
    verilog语言实现一个CPU,汇编程序实现汉明编码功能,输入11位代码,输出15位编码结果。(Verilog language to achieve a CPU, assembler to achieve Hamming coding function, enter 11 bit code, output 15 bit encoding results.)
    2020-07-03 14:00:01下载
    积分:1
  • VHDL项目设置:FLV
    vhdl项目设置: flv的 -VHDL Project Settings: flv
    2022-07-18 14:46:43下载
    积分:1
  • de2_clock on altera de2 board
    de2_clock on altera de2 board
    2022-01-29 04:22:40下载
    积分:1
  • xintf-fpga
    本程序主要是实现xinlinx fpga与dsp之间的双工通信(This program is to achieve duplex communication between xilinx fpga and dsp)
    2021-02-10 18:29:52下载
    积分:1
  • VHDL实现SPI功能源代码
    VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and the "slave". Typically both the -- master and slave have an 8 bit shift register so the combined -- register is 16 bits. When an SPI transfer takes place, the master and -- slave shift their shift registers 8 bits and thus exchange their 8 -- bit register values.-SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the
    2022-01-26 00:50:40下载
    积分:1
  • Verilog-HDL-tutorial
    verilog HDL经典的入门书籍,内容很详细,讲了许多实例,适合硬件描述语言初学者。(verilog HDL classic introductory book, the content is very detailed, spoke many instances, suitable hardware description language for beginners.)
    2013-10-08 20:21:51下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载