登录
首页 » Verilog » verilog触发器

verilog触发器

于 2022-04-28 发布 文件大小:268.66 kB
0 165
下载积分: 2 下载次数: 1

代码说明:

verilog触发器,属于数字电子技术实验入门的资料。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fpga_pid
    在FPGA内使用PID算法反馈控制小车速度和方向,四电机独立(PID algorithm within the FPGA using feedback control the car speed and direction, four independent motors)
    2015-05-11 10:05:53下载
    积分:1
  • i2c
    说明:  本文研究的IIC总线控制器具有如下特征 1.兼容飞利浦I2C标准,以主机模式与外围设备进行数据通信,对IIC从机模型进行读/读,读/写,写/写,写/读[18]。 2.多主操作 3.软件可编程时钟频率 4.时钟拉伸和等待状态生成 5.软件可编程确认位 6.时钟同步设计 7.仲裁中断丢失,自动转移取消 8.开始/停止/重复启动检测/确认生成 9.总线忙检测(The IIC bus controller studied in this paper has the following characteristics. 1. Compatible with Philips I2C standard, data communication between host mode and peripheral devices, read/read, read/write, write/write, write/read for IIC slave model [18]. 2. Multiple Main Operations 3. Software programmable clock frequency 4. Clock stretching and waiting state generation 5. Software Programmable Confirmation Bit 6. Clock Synchronization Design 7. Loss of arbitration interruption and cancellation of automatic transfer 8. Start/Stop/Repeat Start Detection/Verification Generation 9. Bus busy detection)
    2019-06-18 12:18:10下载
    积分:1
  • Verilog--Fourth-Edition
    FPGA开发必备工具书,适合初学者。语法、范例讲的都很详细,是一部不错的工具书。(Verilog hardware description language Fourth Edition)
    2015-09-30 12:34:50下载
    积分:1
  • my_uart
    一个简单的UART串口程序,能实现数据的发送与接收,但没有奇偶校验等验证数据传输是否正确。(A simple UART serial program, can send and receive data, but there is no parity and other validation data is correct.)
    2011-08-17 20:48:11下载
    积分:1
  • fft1024 verilog代码
    fft1024 verilog 代码 可以编译成功 建议下载学习(The fft1024 verilog code can compile successful Suggestions for download learning)
    2017-07-20 10:31:05下载
    积分:1
  • GgmsskModulatM
    GMSK的调制解调,理理想信道,画出其功率谱。 (GMSK modulation and demodulation, management ideal channel, to draw its power spectrum.)
    2020-07-02 02:00:02下载
    积分:1
  • svpwm
    应用在电机上的svpwm代码,Verilog编写,已经测试成功
    2023-01-28 19:35:04下载
    积分:1
  • StopWatch
    This is a simple verilog code for stopwatch undre xlinx ISE webpack based for NEXYS3 board.
    2013-10-04 00:53:49下载
    积分:1
  • FloatPoint Arithmetic
    Float Point Add, Multiply, and Divide arithmetic. You can change and modify the add block and reuse it in FPGA or ASIC chip. The running clock is dependent of the technology you used in the ASIC. 
    2022-06-13 03:38:57下载
    积分:1
  • MultVerilog.pdf
    Multiplication in Verilog code
    2012-12-01 19:17:55下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载