-
eluosi_game
使用Quartus II 9.1完成俄罗斯方块游戏,只要使用有VGA和键盘接口的FPGA开发板就行实现。操作简单,使用的是VHDL和Verilog语言(Use the Quartus II 9.1 to complete the tetris game, as long as you use a VGA and keyboard interface implementation of FPGA development board. The operation is simple, the use of VHDL and the Verilog language)
- 2020-11-06 12:49:49下载
- 积分:1
-
VHDL 基础语法篇
说明: VHDL 基础语法篇 —— VHDL
VHDL硬件描述语言
1.1 VHDL概述
1.1.1 VHDL的特点
VHDL语言作为一种标准的硬件描述语言,具有结构严谨、描述能力强的特点,由于
VHDL语言来源于C、Fortran等计算机高级语言,在VHDL语言中保留了部分高级语言的原
语句,如if语句、子程序和函数等,便于阅读和应用。具体特点如下:
1. 支持从系统级到门级电路的描述,既支持自底向上(bottom-up)的设计也支持从顶向下
(top-down)的设计,同时也支持结构、行为和数据流三种形式的混合描述。
2. VHDL的设计单元的基本组成部分是实体(entity)和结构体(architecture),实体包含设
计系统单元的输入和输出端口信息,结构体描述设计单元的组成和行为,便于各模块之间数
据传送。利用单元(componet)、块(block)、过程(procure)和函数(function)等语句,
用结构化层次化的描述方法,使复杂电路的设计更加简便。采用包的概念,便于标准设计文
档资料的保存和广泛使用。(VHDL Basic Grammar Paper)
- 2020-06-20 14:20:01下载
- 积分:1
-
lisa-vhdl2va
通过modelsim仿真检测matlab生成滤波器效果。(Generate the filter through matlab and simulated by modelsim.)
- 2013-12-12 11:17:18下载
- 积分:1
-
FPGA-a-CPLD-newest-Technology-guide
FPGA/CPLD技术是近年来计算机与电子技术领域的又一场革命。本书以Xilinx与Altera公司的FPGA/CPLD为主,详细介绍了FPGA/CPLD从芯片到MAX+plusⅡ、Quartus与ISE开发环境和Verilog/VHDL语言,并以交通灯逻辑控制、电子钟与点阵LED显示、LCD液晶显示及计算机ISA接口和PCI接口的设计等为例,由浅入深地详述了如何应用FPGA/CPLD进行电子设计。书中的大多数电路图和源程序已经过实例验证,读者可以直接应用于自己的设计。本书的特点是强调实用性和先进性,力求通俗易懂。
本书适用于计算机、电子、控制及信息等相关专业的在校大学生,对广大工程技术人员也具有实用价值。(FPGA/CPLD technology in recent years the field of computer technology and electronic another revolution. Book Xilinx and Altera' s FPGA/CPLD based, detailing the FPGA/CPLD from the chip to MAX+plus Ⅱ, Quartus and ISE development environment and Verilog/VHDL language and logic control traffic lights, electronic bell with dot matrix LED display , LCD liquid crystal display and computer ISA interface and PCI interface design, for example, progressive approach to detail how the application of FPGA/CPLD for electronic designs. Circuit and the source of most of the book have been instances of verification, the reader can be directly applied to their own design. Characteristic of this book is to emphasize the practical and advanced, best straightaway. This book applies to computers, electronics, control and information and other related professional college students, the majority of engineering and technical personnel also has practical value.)
- 2013-08-27 11:39:27下载
- 积分:1
-
verilog HDL 写的LMS滤波器
verilog HDL 写的LMS滤波器-LMS filter using verilog HDL language
- 2022-05-28 16:08:42下载
- 积分:1
-
bubblesort1024ram
说明: 快速冒泡排序基于FPGA实现,有测试文件以及设计图,实现1024*32位数序的多数排序,突破传统是的REG类型少数排序,利用RAM,针对RAM中的无序数的地址调换,达到排序目的,仅供学习交流(Rapid bubble sort based on FPGA, there are test documents and design drawings to achieve 1024* 32-digit sequence of the majority of sorting, breaking tradition is a REG types of minority sorting, the use of RAM, the disorder for the RAM address of the number of exchange, to sort purpose, only to learn the exchange of.)
- 2010-03-24 15:19:50下载
- 积分:1
-
20190718
说明: uart implementation and documentation, this describes the basic steps in building your own uart module on verilog and programming them on an fpga device
- 2020-06-21 21:40:01下载
- 积分:1
-
LCD12864
verilog lcd2864 适合初学者(verilog lcd2864 )
- 2013-10-15 18:57:45下载
- 积分:1
-
硬件设计vhdl_cpu1,1。您可以复制和分发该副本…
硬件设计vhdl_cpu1,1. You may copy and distribute verbatim copies of this core, as long -- as this file, and the other associated files, remain intact and -- unmodified. Modifications are outlined below.-hardware design vhdl_cpu1, 1. You may copy and distribute verbatim copies of this core, as long-- as this file, and the other associated files, remain intact and-- unmodified. Modifications are outlined below.
- 2022-02-06 23:06:37下载
- 积分:1
-
cpld 控制 8
cpld 控制 8-32M sdram 控制器 maxII epm570实现。-CPLD control 8-32M sdram controller maxII epm570 realize.
- 2022-02-20 19:59:10下载
- 积分:1