登录
首页 » VHDL » 基于VHDL的点阵控制

基于VHDL的点阵控制

于 2022-04-27 发布 文件大小:1.52 MB
0 161
下载积分: 2 下载次数: 1

代码说明:

1、固定红色显示一个汉字或图形,显示亮度4 级可调,用一个btn 按钮实现亮度调节,亮度变化视觉效果要尽量明显。2、用从红到绿 8 级渐变色显示一个固定汉字或图形。3、分别用单字循环显示、左右滚动显示、上下滚动显示三种显示方式单色显示四个汉字或图形,显示过程中,显示方式用一个btn 按键进行切换。4、显示的图形或汉字要尽量饱满美观。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CCMU
    代码是一个复数乘法器,两个复数相乘,只用到了2个实数相乘,运算量少(Code is a complex multiplier, two complex multiplication, uses only real number multiplied by 2, operations less)
    2011-11-04 11:56:47下载
    积分:1
  • vga
    说明:  实现在屏幕上显示绿色和红色相间的水平条纹。其中,vga_640x480模块将产生行同步信号hsyn和场同步信号 vsync; vga_stripes模块将产生red、green和blue三个输出。(The horizontal stripes of green and red are displayed on the screen. Among them, vga_640x480 module will produce line synchronization signal Hsyn and field synchronization signal vsync; vga_stripes module will produce red, green and blue three outputs.)
    2020-06-24 02:00:02下载
    积分:1
  • File name: ADC0809.vhd features: Based on the VHDL language, easy to control imp...
    文件名:ADC0809.vhd功能:基于VHDL语言,实现对ADC0809简单控制说明:ADC0809没有内部时钟,需外接10KHz~1290Hz的时钟号,这里由FPGA的系统时钟(50MHz)经256分频得到clk1(195KHz)作为ADC0809转换工作时钟。-File name: ADC0809.vhd features: Based on the VHDL language, easy to control implementation of the ADC0809 Description: ADC0809 internal clock does not need external 10KHz ~ 1290Hz clock number, here by the FPGA system clock (50MHz) frequency by 256 points to be clk1 (195KHz ) as the conversion ADC0809 clock job.
    2023-07-04 18:20:03下载
    积分:1
  • memristor
    忆阻器的SPICE建模模型说明及仿真结果说明(Memristor SPICE modeling and simulation results show that the model describes)
    2020-11-29 17:09:31下载
    积分:1
  • verilog hdl coding DDR sdram control for fpga
    verilog hdl coding DDR sdram control for fpga -verilog hdl coding DDR sdram control for fpga
    2022-03-23 21:20:26下载
    积分:1
  • zuoye2
    主要编写了一组二进制数据通过根升余弦滤波器后的波形,但并没有使用ISE内部的FIR滤波器内核,该程序相当于编写了一个根升余弦滤波器。(Mainly prepared a set of binary data through the root raised cosine filter waveform after, but did not use the ISE internal FIR filter kernel, the program is equivalent to the preparation of a root raised cosine filter.)
    2013-09-18 15:24:13下载
    积分:1
  • serial_communication
    说明:  串口操作源代码,本代码采用veilog hdl语言编写,并经过本人多次验证。(source code, the code used veilog HDL language, and after I repeatedly verified.)
    2006-04-06 09:38:19下载
    积分:1
  • Using VHDL realize CPLD (EPM240T100C5) output of the VGA screen
    利用VHDL实现CPLD(EPM240T100C5)的VGA屏幕输出-Using VHDL realize CPLD (EPM240T100C5) output of the VGA screen
    2023-04-13 10:15:04下载
    积分:1
  • 四位乘法器的VHDL源程序
    四位乘法器的VHDL源程序-four Multiplier VHDL source
    2022-03-28 16:11:53下载
    积分:1
  • uart串口的vhdl语言程序。本人调试过 ,非常好用
    uart串口的vhdl语言程序。本人调试过 ,非常好用-serial UART VHDL Language Program. I debug, and very easy to use
    2022-01-22 15:13:57下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载