登录
首页 » VHDL » This procedure for the serial communication procedures, the use of Verilog langu...

This procedure for the serial communication procedures, the use of Verilog langu...

于 2022-04-22 发布 文件大小:757.85 kB
0 145
下载积分: 2 下载次数: 1

代码说明:

此程序为串行通信程序,采用verilog语言编写的,经过仿真验证已经通过.-This procedure for the serial communication procedures, the use of Verilog language, after simulation has been adopted.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • TOPSWITCH
    TOPSWITCH-Ⅱ系列芯片在功率集成开关电源中应用的研究-TOPSWITCH-Ⅱ series of chips in the power switching power supply in the application of integrated research
    2022-04-27 21:12:27下载
    积分:1
  • RotaryEncoder
    基于xilinx spartan 3E开发板,通过旋转编码器实现流水灯的左右移动闪烁变换。(Based on the Xilinx Spartan 3E development board, the left and right flicker transformation of the flow lamp is realized by the rotary encoder.)
    2018-02-05 11:37:43下载
    积分:1
  • cordic-algorithm
    codic algorithm,which is used to calculate triangular functions
    2014-12-25 16:44:36下载
    积分:1
  • 内附多路选择器,74系列芯片VHDL源码,加法器,FIR,比较器等大量例子,对初学VHDL语言很有好处。可用maxplus,quartus,synplicity...
    内附多路选择器,74系列芯片VHDL源码,加法器,FIR,比较器等大量例子,对初学VHDL语言很有好处。可用maxplus,quartus,synplicity等综合软件进行调试-contains multiple-choice, 74 chips VHDL source code, the adder, FIR, comparators, etc. are plenty of examples for beginners VHDL very good. Available maxplus, Quartus, synplicity integrated software debugging
    2022-08-11 02:50:00下载
    积分:1
  • SASX
    Use of Kalman and EKF on two-phase permanent magnet synchronous motor of the state estimate CDCDCDCDCCC
    2020-06-24 11:40:02下载
    积分:1
  • 自动打铃系统 附带时钟 定时打铃 整点打铃
    自动打铃系统 附带时钟 定时打铃 整点打铃-Auto-play Ling System
    2022-08-26 11:38:33下载
    积分:1
  • des加密算法的verilog语言的实现
    des加密算法的verilog语言的实现-des encryption algorithm to achieve the Verilog language
    2023-09-07 20:45:02下载
    积分:1
  • based-on-fpga
    基于fpga的电子血压计。pdf文档,好用,内容清楚简单,转载而来(Electronic sphygmomanometer based on fpga)
    2013-12-05 10:57:22下载
    积分:1
  • 加扰器解扰器设计
    加扰器解扰器设计,组合逻辑电路可以选用下述不同的逻辑类型来实现:互补CMOS结构、有比电路、差 分共源-共栅电压开关逻辑(DCVSL),传输门逻辑、互补传输晶体管逻辑(CPL)或动态电 路结构,也可以是以上不同类型结构的混合。(Scrambler/ descrambler design)
    2018-08-29 10:52:46下载
    积分:1
  • FPGA-implementation
    重点介绍了双线性插值算法和该方法的F P GA硬件实现 方法, 包括图像数据缓冲单元、 插值系数生成单元以及插值计算单元等。(Highlights the bilinear interpolation algorithm and the method of F P GA hardware The method includes an image data buffer unit, the interpolation coefficient generating unit and an interpolation computing unit and the like.)
    2021-05-14 18:30:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载