-
SCRAMBLER
32位扰码器的verilog代码,编译通过(The Verilog code of 32_bit scrambler)
- 2009-11-24 14:51:38下载
- 积分:1
-
mc8051 a good learning materials in absolute authority of the official website
mc8051 很好的学习资料 官网的绝对权威-mc8051 a good learning materials in absolute authority of the official website
- 2022-09-20 10:05:03下载
- 积分:1
-
Verilog HDL 频率可调的任意波形发生器
Verilog HDL数字系统设计项目,频率可调的任意波形发生器,可以输出正弦波、方波、三角波和反三角四种波形(Verilog HDL digital system design projects, adjustable frequency arbitrary waveform generator can output sine wave, square wave, triangle wave and the anti-triangular four waveform)
- 2011-05-08 03:21:34下载
- 积分:1
-
DVI_LED
基于DVI协议动态全彩LED大屏幕发送卡设计与实现,成本比较低,效果很好,可以实现高清视频(Dynamic full-color LED large screen based on the DVI protocol send a card design and relatively low cost, good effect, and can achieve high-definition video)
- 2012-08-03 13:08:44下载
- 积分:1
-
正弦信号发生器(可扫频)通过验证
正弦信号发生器
正弦信号发生器(可扫频)通过验证
正弦信号发生器-Sinusoidal signal generator (which can be swept) through the validation of sinusoidal signal generator
- 2022-04-10 22:34:24下载
- 积分:1
-
AlteraFPGA_CPLD
ALTERA FPGA CLPD
- 2010-04-11 14:52:36下载
- 积分:1
-
cos
原创:cos函数和sin函数的VHDL实现,很实用(cos of the VHDL implementation)
- 2020-11-27 22:29:30下载
- 积分:1
-
my_lms
自适应滤波,对输入信号进行选择性的加权处理,使输出达到最优化,并且能够跟踪和适应系统和环境的动态变化(Least mean square,of the input signal processing, selective weighted output, and optimize can track and adapt to the dynamic changes of the system and environment)
- 2010-10-14 15:30:00下载
- 积分:1
-
HB1
半带滤波器,用于sigma-delta DAC中的设计(Half-band filter for sigma-delta DAC design)
- 2020-12-23 10:29:06下载
- 积分:1
-
JOP of RAM VHDL source code, classic classics, difficult to find a good price.
JOP的RAM VHDL源码,经典的经典,不易找到的好东东,-JOP of RAM VHDL source code, classic classics, difficult to find a good price.
- 2022-10-01 16:00:03下载
- 积分:1