登录
首页 » VHDL » This procedure for the serial communication procedures, the use of Verilog langu...

This procedure for the serial communication procedures, the use of Verilog langu...

于 2022-04-22 发布 文件大小:757.85 kB
0 147
下载积分: 2 下载次数: 1

代码说明:

此程序为串行通信程序,采用verilog语言编写的,经过仿真验证已经通过.-This procedure for the serial communication procedures, the use of Verilog language, after simulation has been adopted.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • PWM
    基于FPGA的PWM控制器设计,包含ADC0820模块,按键扫描,PID,PWM控制器等模块,VHDL语言完成,已仿真通过(PWM controller design based on FPGA, including ADC0820 module, key scan, PID, PWM controllers and other modules, VHDL language completed, through simulation)
    2016-05-01 15:05:58下载
    积分:1
  • verilog-lfsr-master
    Fully parametrizable combinatorial parallel LFSR/CRC module. Implements an unrolled LFSR next state computation. Includes full MyHDL testbench.
    2020-06-24 21:40:01下载
    积分:1
  • 100例VHDL语言解释,北京理工大学毕业…
    VHDL语言100例详解,北京理工大学ASIC研究生出版,这里是51~94个examples-VHDL language of 100 cases explain, Beijing Institute of Technology, Graduate ASIC publication, here is the 51 ~ 94 examples
    2022-04-16 00:12:16下载
    积分:1
  • USB_xilinx_vhdl
    说明:  Giao tiep Univesan ...
    2020-06-20 03:00:02下载
    积分:1
  • 6_USB_to_SDHC_Lab
    altera max10 USB demo,使用了phy,把开发板配置成U盘模式(altera max10 USB demo,using PHY device,design a U pan)
    2015-10-22 20:47:49下载
    积分:1
  • osiclator LED
    应用背景弗鲁托PA oscilar就像联合国领导是卡瓦依,zholo罗该为什么我需要一个接着一个普通该estudielo为什么deberia darselo masticado关键技术zh0lo VHDL l0ks,就像PA presumir Y阙我书房一个接着一个普通免费,但四sintetiza Y有她comportamiento寺特拉华入伍机构sincronizar O把一osiclar DOS LED
    2022-11-27 18:40:03下载
    积分:1
  • VerilogFreq-div
    Verilog分频程序原理讲解及代码.偶数倍分频奇数倍分频的原理和方法(Verilog divide the program explain the principle and code an even multiple of odd multiple of the principle of divide and divide)
    2013-01-21 21:45:08下载
    积分:1
  • 运行在FPGA上的Verilog程序(实现对ADC的控制)
    运行在FPGA上的Verilog程序(实现对ADC的控制)-Verilog procedures (the achievement of the control of the ADC)
    2022-01-30 10:06:47下载
    积分:1
  • VHDL语言串口接收数据
    VHDL语言,实现穿行数据接收的功能,将异步串口的数据转换为八位数据存储。
    2022-03-24 16:10:35下载
    积分:1
  • resolutionquartusII
    用verilog编写的分辨率提高的源代码 采用双线性插值(Written resolution with the verilog source code to improve the use of bilinear interpolation)
    2021-05-14 18:30:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载