登录
首页 » Verilog » BGM benchmark

BGM benchmark

于 2022-04-09 发布 文件大小:14.66 kB
0 138
下载积分: 2 下载次数: 1

代码说明:

// DEFINES `define BITS 32         // Bit width of the operands `define NumPath 34        module bgm(clock,  reset, sigma_a,  sigma_b,  sigma_c, Fn, dw_x, dw_y, dw_z, dt, Fn_out  ); // SIGNAL DECLARATIONS input clock; input reset; input [`BITS-1:0] sigma_a; input [`BITS-1:0] sigma_b; input [`BITS-1:0] sigma_c; input [`BITS-1:0] Fn; input [`BITS-1:0] dw_x; input [`BITS-1:0] dw_y; input [`BITS-1:0] dw_z; input [`BITS-1:0] dt;

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • performance-of-pcie
    本白皮书探讨了在PCI Express的因素 技术可能会影响性能。它还 提供指导如何估算 的系统性能。(This white paper explores the factors in PCI Express technology may affect performance. It also provides guidance on how to estimate the system performance.)
    2013-10-29 10:52:43下载
    积分:1
  • pwm_smg_display
    说明:  用三个按键控制pwm输出 key0控制是选着显示/改变频率或占空比 key1控制增加 key2控制减少 数码管显示频率或占空比 频率单位默认Hz(500-20KHz) 占空比范围(0.1-0.9)(Control PWM output with three keys Key0 controls display/change frequency or duty cycle optionally Key1 controls the increase Key2 controls are reduced Digital tube display frequency or duty ratio Frequency unit default Hz (500-20khz) Duty cycle range (0.1-0.9))
    2020-06-17 15:42:35下载
    积分:1
  • 1024位RSA加密算法
     RSA算法的描述 选取长度应该相等的两个大素数p和q,计算其乘积:                         n = pq 然后随机选取加密密钥e,使e和(p–1)(q–1)互素。 最后用欧几里德扩展算法计算解密密钥d,以满足                 ed = 1(mod(p–1)(q–1)) 即             d = e–1 mod((p–1)(q–1)) e和n是公钥,d是私钥  
    2022-03-21 11:09:07下载
    积分:1
  • 802-11-Frame_E_C
    Frame Control field  Retry:  Set in case of retransmission frame  More fragments:  Set when frame is followed by other fragment  Power Management  bit set when station go Power Save mode (PS)  More Data: When set means that AP have more buffered data for a station in Power Save mode
    2016-08-23 17:37:40下载
    积分:1
  • 74LS
    数字逻辑与系统的关于所有的器件74LS的介绍,功能表(Digital Logic and System devices 74LS on the introduction of all the menu)
    2010-12-30 17:27:19下载
    积分:1
  • ldpc_decoder_802_3an
    802.3an ldpc码编码、译码设计,使用VERILOG hdl语言编写,包括测试代码,(802.3an ldpc code encoding, decoding the design, use of language VERILOG hdl, including test code,)
    2021-02-14 15:29:49下载
    积分:1
  • 422
    串口收发,实现可调波特率的串口通信,verilog源码(Serial port and transceiver)
    2021-04-07 15:19:01下载
    积分:1
  • ORIGINAL_DOWNLOAD
    说明:  risc 8 by coonan compatible with PIC16C57
    2019-12-05 20:32:55下载
    积分:1
  • H.264 Verilog Decoder
    nova是一个低功耗的H.264/AVC基线解码器,面向移动应用。它是一种专用的、全硬连线的ASIC设计,不使用任何GPP/DSP核
    2022-09-21 08:50:03下载
    积分:1
  • SP3E平台ARM7
    spartan3e 开发板上调试ARM7功能,添加了基本的IO与UART,代码包括逻辑部分与Keil C测试工程
    2022-02-21 15:59:57下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载