登录
首页 » VHDL » EDA常用计数函数VHDL程序设计,减法计数器:可预置数:

EDA常用计数函数VHDL程序设计,减法计数器:可预置数:

于 2022-03-25 发布 文件大小:2.90 kB
0 183
下载积分: 2 下载次数: 1

代码说明:

EDA常用计数函数VHDL程序设计,减法计数器:可预置数:-common counting function EDA VHDL programming, subtraction counter : Preset :

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ds18b20
    verilog编写的ds18b20温度传感器程序,可综合(ds18b20 program written in verilog)
    2020-10-29 10:29:56下载
    积分:1
  • TRY-1516-CSV0115--- SANGEETHA
    VHDL BASED DATA COMPRESSION
    2019-01-01 16:37:53下载
    积分:1
  • vhdl_codes
    D-flip flop vhdl implement code
    2012-04-13 14:03:13下载
    积分:1
  • Fmc880511P
    可在FPGA上运行的8051 IP coore,是学习FPGA及SPOC的好资料。 (8051 IP coore, can be run on the FPGA is good information to learn FPGA and SPOC.)
    2012-06-11 18:59:13下载
    积分:1
  • generic_dpram
    IT IS THE DP MEMORY MODULE. IT CONTROLS THE DP MEMORY
    2013-09-30 19:03:40下载
    积分:1
  • qiartus2use
    verilog仿真硬件的工具qiartus2的使用教程,内容简单易懂,初学必备(Verilog simulation tool for hardware qiartus2 the use of tutorials, easy-to-read content, learning essential)
    2008-06-19 08:03:04下载
    积分:1
  • HARRIS 角点检测算法
    HARIS角点检测Harris角点检测HARRIS CORENR探测器
    2023-01-31 13:30:04下载
    积分:1
  • MTKhardwaretraing
    MTK平台硬件培训MTK平台硬件培训MTK平台 GSM双频手机接收信号 处理流程MTK平台 GSM双频手机接收信号 处理流程 (MTK platform hardware training platform hardware training MTK MTK GSM dual-band mobile phone platform to receive the signal processing)
    2010-08-05 00:12:33下载
    积分:1
  • VHDL
    先设计序列发生器产生序列:1011010001101010;再设计序列检测器,检测序列发生器产生序列,若检测到信号与预置待测信号相同,则输出“1”,否则输出“0”,并且将检测到的信号的显示出来。(First design sequence generator sequence: 1011010001101010 redesign sequence detector to detect sequence generator sequence, if the same signal is detected with the preset test signal output " 1" , otherwise " 0" , and the detection display signal out.)
    2015-01-04 12:35:54下载
    积分:1
  • io 组件,用vhdl实现io端口的控制,包括输入输出,握手信号,...
    io 组件,用vhdl实现io端口的控制,包括输入输出,握手信号,-io port VHDL code
    2023-04-27 18:40:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载