-
信号的提取
说明: 1、SignalTap II Logic Analyzer使用方法;
2、掌握捕获条件的设置
3、学会硬件信号分析,了解硬件信号监视和软件调试的差异(1. How to use signaltap II logic analyzer;
2. Master the setting of capture conditions
3. Learn hardware signal analysis, understand the difference between hardware signal monitoring and software debugging)
- 2021-01-11 14:31:37下载
- 积分:1
-
This is a use of Xilinx macroblaze the user program will read from flash memory...
这是一个利用xilinx的macroblaze将用户程序由flash读取至ddr内存的例程,关键是bootloader的写法。-This is a use of Xilinx macroblaze the user program will read from flash memory to ddr routine, the key is the wording of bootloader.
- 2022-03-22 13:26:24下载
- 积分:1
-
Spartan-6-PCIE_tutorial1
xilinx Spartan 6 PCIE仿真教程,PIO方式,带有TLP包分析。(XILINX PCIE tutorial device spartan6
PCIE core version V2.4)
- 2020-11-23 19:19:33下载
- 积分:1
-
rfid new code
说明: In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
- 2019-04-30 16:54:27下载
- 积分:1
-
该代码在信令模块MK50H27 CPLD第七满足(Xilinx 95144)罗…
该代码为配合7号信令模块MK50H27的cpld(xilinx 95144)的逻辑代码,其中包括了VHDL及原理图.-the code to meet on the 7th of signaling modules MK50H27 cpld (Xilinx 95144 ) logic code, which included a schematic and VHDL.
- 2023-05-01 09:05:04下载
- 积分:1
-
第7章数字系统设计实例
7.1 半整数分频器的设计
7.2 音乐发生器
7.3 2FSK/2PSK信号产生器
7.4 实用多功能电子表
7....
第7章数字系统设计实例
7.1 半整数分频器的设计
7.2 音乐发生器
7.3 2FSK/2PSK信号产生器
7.4 实用多功能电子表
7.5 交通灯控制器
7.6 数字频率计-Chapter 7 Digital System Design Example 7.1-integer dividers designed Music Generator 7.2 7.3 2F SK/2PSK Signal Generator 7.4 Table practical multi-function electronic traffic signal controllers 7.5 7.6 Digital Cymometer
- 2022-04-12 22:39:11下载
- 积分:1
-
PN-(2)
伪随机序列FPGA 通过仿真 M3000(Pseudo-random sequence M3000 FPGA simulation)
- 2011-06-09 13:40:00下载
- 积分:1
-
AD
说明: FPGA控制AD7321的模块,是本人亲自试验过的。有Verilog源码,和简单文档。(FPGA control module of the AD7321 is personally tested. There Verilog source code, and simple document.)
- 2009-08-18 20:31:53下载
- 积分:1
-
SD_W_R
SD卡读写源代码.用Verilog编写.很不错.值得借鉴.特别对SD卡开发的人员!(SD card reader-writer source code. Prepared to use Verilog. Is pretty good. Be used for reference. In particular, the development of personnel SD card!)
- 2020-12-27 22:09:03下载
- 积分:1
-
FIFO
fifi asyncronous and syncronus
- 2012-04-30 02:31:24下载
- 积分:1