登录
首页 » VHDL » 用vhdl实现24小时计数器,方法简单实用。 仿真环境MAXPLUS

用vhdl实现24小时计数器,方法简单实用。 仿真环境MAXPLUS

于 2022-03-24 发布 文件大小:47.38 kB
0 180
下载积分: 2 下载次数: 1

代码说明:

用vhdl实现24小时计数器,方法简单实用。 仿真环境MAXPLUS--use VHDL to achieve 24-hour counter, simple and practical method. Simulation environment Segments-

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • TOFED_Dataflow
    Take its complement by applying DeMorgan’s theorem to obtain F in the form of product of complemented products.
    2014-11-08 06:56:35下载
    积分:1
  • Poiseuille---BANFANTAN
    格子玻尔兹曼方法模拟poiseuille流,半反弹边界,适合进阶学者(Lattice Boltzmann Simulation poiseuille stream, half rebound border for advanced scholars)
    2021-04-07 13:29:01下载
    积分:1
  • simpleCpu
    relative cpu design implementation
    2013-08-14 21:22:39下载
    积分:1
  • 01_rtc_ds1302
    说明:  实现基于黑金开发板的实时时钟功能,显示时分秒(Realize the real-time clock function based on black gold development board, display time, minute and second)
    2021-01-11 14:40:12下载
    积分:1
  • test2
    说明:  试用Verilog HDL语言,设计十进制计数器,将计数过程用一个数码管进行显示(0~9)。要求首先使用Modelsim软件进行功能仿真,然后使用Quartus软件综合,并下载到开发板进行电路功能测试。(Using Verilog HDL language, a decimal counter is designed. The counting process is displayed by a digital tube (0 ~ 9). It is required to first use Modelsim software for functional simulation, then use quartus software for synthesis, and download to the development board for circuit functional test.)
    2020-05-17 11:07:28下载
    积分:1
  • 基于FPGA的OFDM信号传输系统VHDL源码
      基于FPGA(Field-Programmable Gate Array)的OFDM(Orthogonal Frequency Division Multiplexing)信号传输系统VHDL源码 use IEEE.std_logic_unsigned.all; package outconverter is constant stage : natural := 3; constant FFTDELAY:integer:=13+2*STAGE; constant FACTORDELAY:integer:=6; constant OUTDELAY:integer:=9; function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector; function outcounter2addr(counter : std_logic_vector) return std_logic_vector; end outconverter; package body outconverter is function counter2addr( counter : std_logic_vector; mask1:std_logic_vector; mask2:std_logic_vector ) return std_logic_vector is variable result :std_logic_vector(counter"range); begin for n in mask1"range loop if mask1(n)="1" then result( 2*n+1 downto 2*n ):=counter( 1 downto 0 ); elsif mask2(n)="1" and n/=STAGE-1
    2022-02-13 14:58:13下载
    积分:1
  • VLSIrtl_spi
    说明:  verilog语言写的SPI接口,全同步设计,低门数,可以很容易应用到嵌入设计方案中.(Verilog language to write the SPI interface, all synchronous design, low gate count. it is very easy to use embedded design programs.)
    2021-05-13 13:30:02下载
    积分:1
  • spartanII 是xilinx公司提供的一款高性能FGPA芯片,本文详细介绍spartanII的体系结构和编程!...
    spartanII 是xilinx公司提供的一款高性能FGPA芯片,本文详细介绍spartanII的体系结构和编程!-spartanII Xilinx is provided by a high-performance chip FGPA, spartanII This paper describes the architecture and programming!
    2022-03-03 02:06:35下载
    积分:1
  • fenpinqi de vhdlchengxu gongnengfnagzhen,政
    分频器的VHDL程序,完整的建立工程,编译,功能功能仿真,验证-fenpinqi de vhdlchengxu gongnengfnagzhen,yanzheng
    2022-02-21 21:03:34下载
    积分:1
  • RS_5_3_CODEC
    完成RS(5,3)编码程序,运用Verilog语言。(Complete the RS (5,3) coding process, the use of Verilog language.)
    2010-05-25 21:21:34下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载