用vhdl实现24小时计数器，方法简单实用。 仿真环境MAXPLUS

Firmware setopbox Ali3329B

cpld/fpga常用加法器设计的verilog程序-cpld/fpga common adder Verilog design procedures

VHDL 2008 A reference book on VHDL-VHDL 2008 A reference book on VHDL

TR0114 VHDL Language Reference

程序用VHDL实现： 利用一秒定时测量频率 并且显示，范围0~-VHDL 0~

基于FPGA的快速中值滤波算法,主要使用的语言是verilog 本文没有程序(FPGA-based fast median filtering algorithm, the main language used in this article does not process verilog)

基于FPGA的1553b接口设计详细设计论文(1553B design based on FPGA)

基于fpga的数字电压表的设计，包括ad转换，bcd码转换，分频，3选1模块，小数点生成模块，显示模块组成。(Based on the FPGA digital voltage meter design, including AD conversion, BCD code conversion, frequency,3 choose1module, a decimal point generating module, display module. )

yuv444 与yuv422相互转换verilog语言(yuv444 to yuv422)

VHDL Design of BCD to 7-segment decoder using PROM