-
Synopsys 8051 IP core documentation.
Synopsys 8051 IP core documentation.
- 2022-06-26 21:44:13下载
- 积分:1
-
verilog编写的计算百分比模块
verilog编写的计算百分比模块-Verilog prepared by calculating the percentage module
- 2022-01-31 18:38:18下载
- 积分:1
-
StepMotor_CurrentLoop
实现二项混合式步进电机的驱动,和步进电机的细分程序。(The driving of binomial hybrid stepper motor and the subdivision program of stepper motor are realized.)
- 2020-06-21 02:20:01下载
- 积分:1
-
FPGA-design-of-wavelet-filter
基于Verilog的小波滤波器程序设计的总结文档。(Verilog based wavelet filter program design summary document.)
- 2016-03-09 11:19:24下载
- 积分:1
-
基于FPGA的相位测量原理图,通过对正弦信号过零比较进入FPGA,测量相位差。可用于测量导纳等应用中。...
基于FPGA的相位测量原理图,通过对正弦信号过零比较进入FPGA,测量相位差。可用于测量导纳等应用中。
- 2022-02-28 15:01:07下载
- 积分:1
-
LED_Test
Led灯控制实验用例
目录文件结构:
led_test
├─ main.c C语言主源文件
└─ led.c Led灯控制函数源文件(Led lamp control experiment directory file structure use case: led_test ├ ─ main.c C language source file owners └ ─ led.c Led lamp control function source file)
- 2009-06-24 23:46:16下载
- 积分:1
-
prepared using VHDL stepper motor control methods. For your reference.
用VHDL编写的步进电机控制方法.供大家参考用.-prepared using VHDL stepper motor control methods. For your reference.
- 2022-06-16 01:54:04下载
- 积分:1
-
turbo_dinter
说明: 电网协议信道解交织器设计FPGA实现,适用于PB16的宽带电力线载波通信(Grid protocol channel deinterleaver design FPGA implementation, suitable for PB16 broadband power line carrier communication)
- 2020-05-08 15:53:18下载
- 积分:1
-
MX25L6445E--Verilog--v1.18
MX25L6445E开发时间,Verilog语言(MX25L6445E development time, Verilog language)
- 2011-07-20 15:11:31下载
- 积分:1
-
Mult_Frequency
Based on the verilog such as frequency meter accuracy, except for measuring frequency can also measure pulse width of empty measure than 32 counts of data through the simulation SPI serial output to SCM processing and display
- 2011-07-27 10:26:29下载
- 积分:1