登录
首页 » VHDL » author: Richard Herveille

author: Richard Herveille

于 2022-03-20 发布 文件大小:5.35 kB
0 206
下载积分: 2 下载次数: 1

代码说明:

-- WISHBONE revB2 compiant I2C master core -- -- author: Richard Herveille -- rev. 0.1 based on simple_i2c -- rev. 0.2 april 27th 2001, fixed incomplete sensitivity list on assign_dato process (thanks to Matt Oseman) -- rev. 0.3 may 4th 2001, fixed typo rev.0.2 txt -> txr -- rev. 0.4 may 8th, added some remarks, fixed some sensitivity list issues--- WISHBONE revB2 compiant I2C master core---- author : Richard Herveille-- rev. 0.1 based on simple_i 2c-- rev. 0.2 adolescence 27th 2001, fixed incomplete sensitivity list on assign_d ato process (thanks to Matt Oseman)-- rev. 0.3 m ay 4th 2001, fixed typo rev.0.2 txt-

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • XAPP_585
    XAPP585 serdes_1_to_7 and serdes_7_to_1 data
    2021-02-04 13:49:57下载
    积分:1
  • OFDM
    :采用FPGA来实现一个基于OFDM技术的通信系统中的基带数据处理部分,即调制解调器。其中发射部分的调制器包括:信道编码(Reed-Solomon编码),交织,星座映射,FFT和插入循环前缀等模块。我另外制作了相应的解调器,可以实现上述功能的逆变换。(: Using FPGA to implement a technology-based OFDM communication systems in base-band data processing part of the modem. One part of the modulator launch include: channel coding (Reed-Solomon coding), interleaving, constellation mapping, FFT and cyclic prefix insertion modules. I also produced a corresponding demodulator can achieve the above-mentioned inverse transform function.)
    2009-04-16 12:28:17下载
    积分:1
  • murata ads 2011 model
    ADS是安捷伦科技公司的EDA软件这个库的等效电路数据使用ADS2011,后来只。(请参阅ADS2009U1有关图书馆的信息和更早版本)
    2023-09-10 01:30:04下载
    积分:1
  • Adders, Subtractors, and Multipliers - DE2-115
    本练习的目的是检查加法、减法和乘法运算电路。每个
    2022-03-16 00:57:48下载
    积分:1
  • firfilter
    FIR滤波器:自定滤波器的类型(低通,高通或带通)、设计指标(通带截止频率、通带波纹、阻带截止频率、阻带衰减) 1、根据指标选择合适的窗函数,用窗口设计法设计符合指标的FIR滤波器;并验证其性能是否满足预定指标。 (FIR filters: Custom filter types (low pass, high pass or band-pass), design specifications (passband cutoff frequency, passband ripple, stopband cutoff frequency, stopband attenuation) 1, according to indicators choose the right window function, using the window design method of FIR filter designed to meet the targets and verify that its performance meets the set targets.)
    2010-01-13 19:14:21下载
    积分:1
  • vhdl语言编写的基于FPGA的波形发生器。对于做实验需要产生的波形非常有用。...
    用vhdl语言编写的基于FPGA的波形发生器。对于做实验需要产生的波形非常有用。-VHDL language using FPGA-based waveform generator. Does the need for experimental waveforms generated very useful.
    2022-05-22 13:12:54下载
    积分:1
  • fft_16
    16点FFT,简单易理解,适合初学者了解(16 point FFT, simple and easy to understand, suitable for beginners to understand)
    2018-05-07 16:20:10下载
    积分:1
  • std_ovl_v2p7_Feb2013
    目前最新的OVL库,里面是标准的ASSERTION模块,支持VHDL刚Verilog,最近在做AXI协议验证的时候用到,分享下(The latest OVL(open verification library),including all standard module of assertions(VHDL and Verilog). It can be used into AXI Protocl Verification. Just share with you guys.)
    2021-04-28 21:38:43下载
    积分:1
  • DE2 VGA控制代码,de2上控制VGA
    DE2 VGA控制代码,de2上控制VGA-DE2 VGA control code, de2 to control VGA
    2022-04-17 02:33:42下载
    积分:1
  • homework32
    说明:  这是32位移位寄存器,是用verilog编写的,能够实现从1到31位的左或右的移位(This is a 32-bit shift register, is prepared verilog, can be realized from the 1-31 shift left or right)
    2009-07-27 15:54:00下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载