登录
首页 » VHDL » author: Richard Herveille

author: Richard Herveille

于 2022-03-20 发布 文件大小:5.35 kB
0 221
下载积分: 2 下载次数: 1

代码说明:

-- WISHBONE revB2 compiant I2C master core -- -- author: Richard Herveille -- rev. 0.1 based on simple_i2c -- rev. 0.2 april 27th 2001, fixed incomplete sensitivity list on assign_dato process (thanks to Matt Oseman) -- rev. 0.3 may 4th 2001, fixed typo rev.0.2 txt -> txr -- rev. 0.4 may 8th, added some remarks, fixed some sensitivity list issues--- WISHBONE revB2 compiant I2C master core---- author : Richard Herveille-- rev. 0.1 based on simple_i 2c-- rev. 0.2 adolescence 27th 2001, fixed incomplete sensitivity list on assign_d ato process (thanks to Matt Oseman)-- rev. 0.3 m ay 4th 2001, fixed typo rev.0.2 txt-

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Xilinx_2018_Licenses_Downloadly.ir
    Xilinx Licenses 2018
    2020-06-25 08:20:01下载
    积分:1
  • tcp/ip master
    tcp/ip master tcp/ip master tcp/ip master tcp/ip master tcp/ip master tcp/ip master
    2023-07-08 00:40:03下载
    积分:1
  • SoftCore_LED80-master
    说明:  使用VHDL实现的LED-80分组密钥,相对于其它密钥具有硬件实现面积更小的特点(vhd code of a lightweight block cipher LED-80)
    2020-03-24 20:57:31下载
    积分:1
  • 6_ImageBasic
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,图像基本操作,几何变换,直方图,灰度化处理等(System Generator based image processing engineering, multimedia processing FPGA implementation source code, the basic operation of the image, geometric transformations, histogram, gray processing)
    2020-10-20 20:07:24下载
    积分:1
  • FPGA simulation examples, Verilog coding, the process in detail, code easy to un...
    FPGA的仿真实例,Verilog代码编写,过程详尽,代码易懂。第二个文档-FPGA simulation examples, Verilog coding, the process in detail, code easy to understand. The second document
    2022-05-04 23:56:16下载
    积分:1
  • ALU_verilog
    用verilog语言编写的4位算术逻辑单元ALU,功能参考74181,包含.v文件以及测试用.vwf文件(Verilog languages with four arithmetic logic unit ALU, functional reference to 74,181, including. V documents and testing. Vwf document)
    2008-08-15 11:36:51下载
    积分:1
  • 异步FIFO
    自己编写的同步和异步FIFO的verilog代码,验证过,有可靠性(Verilog code of my own synchronous and asynchronous FIFO, verified,and reliable.)
    2020-07-03 07:00:02下载
    积分:1
  • qianzhaowang
    一个简单的千兆以太网UDP协议的实现,可以实现数据的收发和ARP,实现PC端与FPGA的以太网通信(A simple implementation of Gigabit Ethernet UDP protocol can realize data sending and receiving and ARP, and realize Ethernet communication between PC and FPGA.)
    2019-01-21 17:18:13下载
    积分:1
  • costas_PLL
    costas载波恢复算法 锁相环路,注释很清楚(costas carrier recovery algorithm PLL)
    2012-08-03 16:07:41下载
    积分:1
  • the-verilog-code-of-can-usb-i2c
    CAN总线,I2C,USB等的FPGA实现源码(CAN bus, I2C, USB, etc. FPGA implementation source)
    2012-12-15 01:25:33下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载