网站首页

author: Richard Herveille

于 2022-03-20 发布文件大小:5.35 kB

 0  197

下载积分: 2 下载次数: 1

我要下载

代码说明：

-- WISHBONE revB2 compiant I2C master core -- -- author: Richard Herveille -- rev. 0.1 based on simple_i2c -- rev. 0.2 april 27th 2001, fixed incomplete sensitivity list on assign_dato process (thanks to Matt Oseman) -- rev. 0.3 may 4th 2001, fixed typo rev.0.2 txt -> txr -- rev. 0.4 may 8th, added some remarks, fixed some sensitivity list issues--- WISHBONE revB2 compiant I2C master core---- author : Richard Herveille-- rev. 0.1 based on simple_i 2c-- rev. 0.2 adolescence 27th 2001, fixed incomplete sensitivity list on assign_d ato process (thanks to Matt Oseman)-- rev. 0.3 m ay 4th 2001, fixed typo rev.0.2 txt-

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

用VHDL语言在CPLD上实现串行通信
用VHDL语言在CPLD上实现串行通信-using VHDL on the CPLD Serial Communication

2022-02-15 15:58:59下载

积分：1
abcd
数字频率测量器，脉宽测量器。可测量多种频率波形的脉宽。(Digital frequency measurement device, pulse width measurement device. Measurement of the waveform of frequency pulse width)

2011-12-09 13:40:49下载

积分：1
VHDL学习总结，简要概括了VHDL，非常适合做学习的总结
VHDL学习总结，简要概括了VHDL，非常适合做学习的总结-VHDL study conclusion, a brief summary of VHDL, very suitable for learning to do a summary of

2022-05-29 12:42:36下载

积分：1
8.8-URAT-VHDL
URAT VHDL程序与仿真 URAT the VHDL program and Simulation (URAT the VHDL program and Simulation )

2012-04-09 20:53:45下载

积分：1
FPGA_four_num_code_lock
说明：基于EasyFPGA030的四位数字密码锁。(Based on the four-digit lock EasyFPGA030.)

2010-04-29 15:16:29下载

积分：1
100例VHDL语言解释，北京理工大学毕业…
VHDL语言100例详解，北京理工大学ASIC研究生出版，这里是21-50个examples-VHDL language of 100 cases explain, Beijing Institute of Technology, Graduate ASIC published examples here are 21-50 months

2023-02-09 05:20:03下载

积分：1
CCD-color-image-interpolation
CCD图像的颜色插值算法研究及其FPGA实现方法(Color CCD image interpolation algorithm and its FPGA implementation)

2021-05-14 18:30:03下载

积分：1
用VHDL语言将二进制数据转换成十进制数据，并将十进制的每一个位分离出来单独存放。使用状态机实现，程序简单，仿真效果很理想，占用可编程器件的资源较少。...
用VHDL语言将二进制数据转换成十进制数据，并将十进制的每一个位分离出来单独存放。使用状态机实现，程序简单，仿真效果很理想，占用可编程器件的资源较少。-VHDL language with the binary data into decimal data and decimal places separated from each store individually. Realize the use of state machine, the program is simple, simulation results are satisfactory, occupation of programmable devices have fewer resources.

2023-03-27 15:30:04下载

积分：1
EMAC6
verilog实现的FPGA三态以太网链路层通信代码，里面有状态机，并按各个模块的功能分了文件夹，还有说明文档，自定义帧的产生和接收，开发环境为Xilinx ISE，测试无误。(verilog realization FPGA Tri-Mode Ethernet link layer communication code, which the state machine, according to the function of each module sub folder, as well as documentation, self-defined frame generation and reception, the development environment for the Xilinx ISEtest and correct.)

2013-01-09 00:04:20下载

积分：1
crc校验,经验证正确,下载就可直接用,有不足的地方可以指正,
crc校验,经验证正确,下载就可直接用,有不足的地方可以指正,-CRC check, certified correct, you can download directly, there are deficiencies can correct me,

2022-10-07 11:55:03下载

积分：1

696516资源总数
106914会员总数
0今日下载

author: Richard Herveille

0 个回复

热门标签

热门下载