登录
首页 » VHDL » 基于VHDL的I2C程序0005,很不错的论文及程序,,大家快下啊

基于VHDL的I2C程序0005,很不错的论文及程序,,大家快下啊

于 2022-03-18 发布 文件大小:1.86 kB
0 165
下载积分: 2 下载次数: 1

代码说明:

基于VHDL的I2C程序0005,很不错的论文及程序,,大家快下啊-based on the I2C procedures VHDL 0005, a very good paper and procedures, we quickly under ah

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • HDB3
    HDB3 encoder and decoder(HDB3 decoer)
    2020-11-11 12:29:45下载
    积分:1
  • Uart2Sdram2TFT_RGB2GRAY
    说明:  使用FPGA实现RGB图像转灰度图像的算法,下载入自己的电路板可直接将摄像头拍摄到的图像实时转换成灰度图像(FPGA is used to realize the algorithm of transforming RGB image into gray image. The image captured by the camera can be converted into gray image in real time by downloading it into its own circuit board)
    2019-12-30 19:42:58下载
    积分:1
  • chuankou
    本实验为UART回环实例,实验程序分为顶层unrt_top、发送模块uart_tx、接收模块 uart_rx,以及时钟产生模块clk_div。uart_rx将收到的包解析出8位的数据,再传送给 uart_tx发出,形成回环。参考时钟频率为100MHz,波特率设定为9600bps。(This experiment is an example of UART loop. The experimental program is divided into top-level unrt_top, sending module uart_tx, receiving module uart_rx, and clock generation module clk_div. Uart_rx parses the received packet into 8 bits of data and sends it to uart_tx to send out, forming a loop. The reference clock frequency is 100 MHz and the baud rate is set to 9600 bps. stay)
    2020-06-24 01:40:02下载
    积分:1
  • Yoshis_Island_(V1.0)_(U)
    Bringing SMW2:YI Back To LIFE Through Rom!
    2013-01-19 23:40:42下载
    积分:1
  • 用于FPGA的huffman算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。...
    用于FPGA的huffman算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。-The huffman algorithm for FPGA HDL coding, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.
    2022-03-05 20:13:50下载
    积分:1
  • verilog HDL语言,对于超大规模集成电路开发学习非常有好处
    verilog HDL语言,对于超大规模集成电路开发学习非常有好处-verilog HDL language, for ultra-large-scale integrated circuits are very beneficial to the development of learning
    2022-12-28 13:40:09下载
    积分:1
  • 7段数码显示译码器
    7段数码显示译码器-seven of the digital display decoder
    2022-01-26 04:02:10下载
    积分:1
  • 8 位加法器
    有一个 8 位全加器 VHDL 代码。我测试该代码在协同,看到了这段代码的工作。
    2022-04-21 11:16:03下载
    积分:1
  • utmi
    介绍USB PHY接口中的UTMI接口, 对使用Verilog进行USB接口编程具有帮助。(This paper introduces UTMI interface in USB PHY interface. It is helpful for programming USB interface with Verilog.)
    2021-03-17 21:39:21下载
    积分:1
  • rd1020
    Synchronous DRAM (SDRAM) has become a mainstream memory of choice in embedded system memory design due to its speed, burst access and pipeline features. For high-end applications using processors such as Motorola MPC 8260 or Intel StrongArm, the interface to the SDRAM is supported by the processor’s built-in peripheral module.
    2010-07-30 16:51:31下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载