登录
首页 » VHDL » FIR滤波器高达128倍

FIR滤波器高达128倍

于 2022-03-18 发布 文件大小:23.44 MB
0 130
下载积分: 2 下载次数: 1

代码说明:

FIR filter up to 128x

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Get-20-point
    this program get 20 point from user and draw functions.
    2014-01-09 03:25:06下载
    积分:1
  • air
    空调温控电路有限状态自动机, 有TEMP_HIGH和TEMP_LOW 分别与传感器相连用语检测室内温度.-air-conditioning temperature control circuit finite state automaton, and TEMP_LOW TEMP_HIGH with sensors connected to the indoor temperature detection terminology.
    2022-04-25 13:00:13下载
    积分:1
  • verilog easy to achieve CPI general
    verilog实现的简易通用型CPI接口-verilog easy to achieve CPI general-purpose interface
    2022-11-22 16:45:03下载
    积分:1
  • VHDL Programing
    VHDL Programing
    2022-07-03 20:35:05下载
    积分:1
  • LCD1602测试程序
    说明:  实现对LCD1602的Verilog HDL编程(the program for LCD1602 based on Verilog HDL)
    2020-06-23 21:00:01下载
    积分:1
  • hdb3a
    快速实现HDB3码与普通码二进制码的转换,方便学习与了解HDB3码的转换(Quickly achieve HDB3 code and common code binary code conversion, facilitate learning and understanding HDB3 code conversion)
    2020-11-09 15:09:48下载
    积分:1
  • FIFO
    Simulation and Synthesis Techniques for Asynchronous FIFO Design
    2013-08-27 16:07:08下载
    积分:1
  • xilinx CTC IPcore(encoder 和 decoder)的标准测试,未经信道加噪
    xilinx CTC IPcore(encoder 和 decoder)的标准测试,未经信道加噪-the standard test of xilinx CTC IPcore (encoder and decoder) , without the channel with noise
    2022-04-25 17:11:32下载
    积分:1
  • FIRDF_design
    FIR带通、带阻滤波器设计,需要输入截止频率以及容许偏差。(FIR band pass and band stop filter design)
    2020-09-28 15:17:44下载
    积分:1
  • fir_verilog_matlab
    本设计是基于FPGA的一个FIR低通滤波器设计,要求使用Verilog语言编写滤波器模块,通过编译和综合,并通过Matlab和modelsim联合仿真验证设计结果。(This design is a FIR low-pass filter design based on FPGA, use Verilog to program filter module, and joint simulation by Matlab and modelsim to validate the design results.)
    2014-03-21 09:58:41下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载