登录
首页 » VHDL » RS232 data transmitter, suitable for beginners VHDL reference

RS232 data transmitter, suitable for beginners VHDL reference

于 2022-03-15 发布 文件大小:4.31 kB
0 213
下载积分: 2 下载次数: 1

代码说明:

RS232数据发送器,适合于VHDL的初学者参考-RS232 data transmitter, suitable for beginners VHDL reference

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LZRW1 VHDL语言,有有下
    lzrw1算法,VHDL语言,不带TB。模块验证,自己写TB文件
    2023-05-21 19:15:03下载
    积分:1
  • subway-ticket-vending-system
    本设计是基于FPGA设计一个地铁自动售票系统。 本设计采用自顶向下的模块化设计方法,基于FPGA使用VHDL语言设计制作一个地铁自动售票控制系统,该系统能出售2条线路3种不同价位的票,完成售票、找零、显示等功能。(The design is based FPGA design of a subway ticket vending system. This design uses a top-down, modular design method, a subway ticket vending control system based on FPGA using VHDL language design, the system can sell two lines of different priced tickets, complete the ticket, give change, display and other functions .)
    2013-02-27 12:59:49下载
    积分:1
  • turbo_encoder
    在赛灵思的FPGA上实现turbo码的编码程序,使用Verilog语言实现。(Implemented on Xilinx FPGA in the turbo coding principle, the use of Verilog language.)
    2021-04-19 09:38:51下载
    积分:1
  • 设计采用Verilog HDL 16位CPU。
    design cpu 16 bits by verilog HDL.
    2022-03-11 03:09:04下载
    积分:1
  • VHDL language used to achieve 8
    用VHDL语言实现8-3线编码器,16-4线编码器-VHDL language used to achieve 8-3 line encoder ,16-4-wire encoder
    2023-08-20 10:35:02下载
    积分:1
  • CSC_mat
    彩色空间转换,RGB和YUV互转的matlab源码(RGB converting to YUV, YUV converting to RGB, Matlab source code)
    2014-12-24 10:15:57下载
    积分:1
  • verilogCRC32
    32位bit输入的CRC32校验,verilog的代码,以及modelsim的testbench代码(The encode of CRC32 with 32bit-inputs based on verilog, and according encode of testbench)
    2012-03-07 10:22:58下载
    积分:1
  • 实现
    Implementation of Image Processing Algorithms in FPGA Hardware.
    2023-02-08 15:20:04下载
    积分:1
  • multifreqvhdl
    说明:  资料是本人根据相关文献资料用vhdl语言编写的旋转机械鉴相信号倍频的程序,multifre1.vhd是倍频程序,multifre1.vwf是仿真波形文件,stp1.stp是虚拟逻辑分析仪signaltap文件。该倍频程序可以直接使用,可以设置倍频数,修改实体参数N即可。(According to the literature data is the information I have written in with vhdl Rotating Machinery Kam believe that the procedure multiplier number, multifre1.vhd is the multiplier process, multifre1.vwf is the simulation waveform files, stp1.stp a virtual logic analyzer signaltap file. The multiplier process can be used directly, you can set the multiplier number, modify the parameter N can be solid.)
    2010-04-26 16:05:18下载
    积分:1
  • FIR_poroje
    this project is about FIR FIlter By VHdl codes in the ISE.
    2013-09-29 19:25:16下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载