登录
首页 » VHDL » 异步FIFO的实现可以全面、可核查的]关键词:…

异步FIFO的实现可以全面、可核查的]关键词:…

于 2022-03-14 发布 文件大小:1.21 kB
0 173
下载积分: 2 下载次数: 1

代码说明:

异步FIFO的实现,可综合,可验证] keywords:almost_full,full,almost_empty,empty-The realization of asynchronous FIFO can be comprehensive, verifiable] keywords: almost_full, full, almost_empty, empty

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ecc
    This paper analyzes the cryptography scheme of the Trust Platform Model(TPM). The focus of the discussion would be the comparison of elliptic curve cryptography and the nowadays widely used 2048-bit RSA in evaluating which would be better suited to be used on TPM. A TPM implementation scheme based on ECC is proposed, which includes encryption and decryption schemes, signature and verification scheme, key agreement scheme. Corresponding examples of TPM commands would also be given.
    2019-06-13 14:53:45下载
    积分:1
  • 一百多个例子很好的verilog 学习资料,大家可以多多参考,适合初学者学习...
    一百多个例子很好的verilog 学习资料,大家可以多多参考,适合初学者学习-More than 100 examples of good learning materials Verilog, you can a lot of reference, suitable for beginners to learn
    2022-03-10 00:01:48下载
    积分:1
  • VHDL开发的计数器。源程序不复杂,应该都能看懂。最重要的注意:是时序问题
    VHDL开发的计数器。源程序不复杂,应该都能看懂。最重要的注意:是时序问题-VHDL development of the counter. Source code is not complicated, should be able to understand. The most important Note : Timing is the issue
    2022-05-14 00:07:18下载
    积分:1
  • cntl_ddr3(xilinx)
    xilinx ddr3最新VHDL代码,通过调试(xilinx ddr3 latest VHDL code through debugging)
    2007-12-05 23:03:10下载
    积分:1
  • cpu
    用全加器设计8位运算器逻辑电路图 2、根据逻辑电路用 VHDL编程实现 3、调试编译通过后,仿真 (this file can help you learn the design of cpu)
    2010-01-05 09:56:11下载
    积分:1
  • multiplier_interface
    verilog 写的工程,是个基于流水线的乘法器(verilog write the works, is based on a pipelined multiplier)
    2012-09-21 10:04:54下载
    积分:1
  • Verilog
    verilog编程语言的讲解,有电子科技大学出版(verilog programming language to explain, there is the University of Electronic Science and Technology Publishing)
    2013-08-14 09:21:43下载
    积分:1
  • CRC-Verilog
    此是进行循环冗余效验的Verilog编码,适合多种标准,如CRC16(this Cyclic Redundancy is well-tested Verilog code for a variety of criteria, such as CYXLIC REDUNDANCY)
    2007-01-03 10:47:43下载
    积分:1
  • Synopsys使用基本步骤使用的集成工具,有用的好东西
    使用synopsys的基本步骤,综合工具的使用说明,有用的好东西-Synopsys using the basic steps to use the integrated tools, useful good things
    2022-04-06 15:39:11下载
    积分:1
  • system
    清华大学电子课程设计:Verilog,QuartusII可正确运行,可下载到FPGA上,完成远程通信的整体任务,PC发数据,键盘输入运算符与运算数计算将结果显示在数码管上并返回给PC机,需异步串口调试软件(Verilog, QuartusII run correctly, can be downloaded to the FPGA, to complete the overall task of remote communication, PC send data, keyboard operators and operands calculation displays the results in digital tube and returned to the PC, to be asynchronous serial debugging software)
    2020-08-16 23:38:25下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载