登录
首页 » VHDL » 扰码器的verilog实现,参考802.11a相关标准

扰码器的verilog实现,参考802.11a相关标准

于 2022-03-13 发布 文件大小:801.00 B
0 157
下载积分: 2 下载次数: 1

代码说明:

扰码器的verilog实现,参考802.11a相关标准-Scrambler in verilog implementation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LDPC码校验节点(checknode)进行奇偶校验方程时的vhdl编程,硬件语言实现...
    LDPC码校验节点(checknode)进行奇偶校验方程时的vhdl编程,硬件语言实现-LDPC check nodes (checknode) carried out at the time of parity equation VHDL programming, hardware language
    2022-02-26 15:07:26下载
    积分:1
  • 基于DE2-70开发板的VGA接口实现程序
    基于DE2-70开发板的VGA接口实现程序,可在VGA屏幕上显示800*600分辨率的图像,刷新频率60Hz
    2022-03-12 13:00:51下载
    积分:1
  • FPGA 出租计费器
    本代码绝对真实可靠,原用于长沙理工大学EDA课程设计之出租车计费器。本代码在要求的基础上添加显示时速和报警功能。希望此代码对有此需求的同学有所帮助!
    2022-01-25 20:43:32下载
    积分:1
  • ds1820
    基于FPGA的温度控制系统 VHDL 数码管显示温度 ds1820 温度报警(The temperature control system based on FPGA VHDL digital display temperature ds1820 temperature alarm)
    2015-01-06 14:08:43下载
    积分:1
  • SVPWM_method
    给出了SVPWM算法的详细FPGA实现方法!(A detailed FPGA SVPWM algorithm to achieve the method!)
    2017-04-05 13:43:14下载
    积分:1
  • Mainly on the introduction MAGIC3000 series CPLD development board of the 10 exa...
    主要介绍了关于MAGIC3000系列CPLD开发板的十个实例,如霓虹灯演示、与PC串口通信等。-Mainly on the introduction MAGIC3000 series CPLD development board of the 10 examples, such as neon demonstration, with the PC serial port communications.
    2023-06-17 08:20:04下载
    积分:1
  • lcd
    1602是目前最常用的显示器件,本例是通过verilog 代码实现1602的显示(1602 display)
    2011-01-04 14:10:31下载
    积分:1
  • cordic_atan
    说明:  用verilog语言实现计算反正切函数,在软件无线电中解调PM/FM中使用的尤为频繁。上传的压缩包是modelsim工程,基于6.5c,里边包含一个完整的PM波产生以及解调过程的matlab文件仿真,并取其中间的I和Q支路做为verilog文件的输入,并将其借条输出与MATLAB实际解调输出作比较。 鉴相器的设计基于CORDIC算法,其精度取决于迭代的深度。由于工程实际运用只需要解调出atan值,并不需要绝对的值,所以并没有给予加权,需要的同学可以自己加上。(Calculated using verilog language arc tangent function, the software radio demodulation PM/FM is particularly used frequently. From the archive is modelsim project, based on 6.5c, inside the PM contains a complete demodulation process of wave generation and simulation matlab file, and whichever is the middle of the I and Q branch verilog file as input, and its IOU demodulated output and actual output of MATLAB for comparison. Phase detector design is based on CORDIC algorithm, its accuracy depends on the iteration depth. As the practical application of engineering demodulated atan value only and does not need absolute value, and there is no weight given to the need of the students can add their own.)
    2010-04-07 16:30:47下载
    积分:1
  • DTMB
    能够完美产生数字地面电视(DTMB)的信源的程序。帧头模式为模式一。信道可选择,信号加入频偏,延时,后经滤波器后输出。(Able to produce perfect digital terrestrial television (DTMB) of the source program. Mode is the mode a header. Channels to choose from, the signal adding offset, delay, after the filter output.)
    2013-07-25 11:22:28下载
    积分:1
  • vhdl经典源代码――vga控制,入门者必须掌握
    vhdl经典源代码――vga控制,入门者必须掌握-vhdl classical source code-- vga control, beginners must master
    2022-03-28 12:21:35下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载