登录
首页 » VHDL » 扰码器的verilog实现,参考802.11a相关标准

扰码器的verilog实现,参考802.11a相关标准

于 2022-03-13 发布 文件大小:801.00 B
0 158
下载积分: 2 下载次数: 1

代码说明:

扰码器的verilog实现,参考802.11a相关标准-Scrambler in verilog implementation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • io 组件,用vhdl实现io端口的控制,包括输入输出,握手信号,...
    io 组件,用vhdl实现io端口的控制,包括输入输出,握手信号,-io port VHDL code
    2023-04-27 18:40:03下载
    积分:1
  • This application note explains the process of eveloping and debugging a hardware...
    This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.-This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.
    2022-01-23 11:16:04下载
    积分:1
  • EDA_C2262
    Quartus_II_9.0破解器有明确的破解Quartus_II_9.0的步骤(Quartus_II_9. 0 cracked the clear cracked Quartus_II_9. 0 steps)
    2011-11-07 21:31:47下载
    积分:1
  • 4-code
    设计一个十进制计数器,具有显示位置随计数时钟在八个数码管中左右滚动的功能。(Design of a decimal counter, a display position with the count clock in at around eight digital scrolling function.)
    2016-05-24 17:00:31下载
    积分:1
  • ethernet_mac-master
    ethernet mac vhdl verilog basic
    2019-03-30 15:47:25下载
    积分:1
  • hammingaTB
    Design HDL code for a circuit that calculates the Hamming distance of two 8-bit inputs.
    2013-11-06 15:45:02下载
    积分:1
  • UMC_90nm_1P9M_LOGIC_MIXED_MODE_Process_TLR_V1.1
    UMC 90nm design kit. please read before using thee models.
    2013-02-02 11:24:38下载
    积分:1
  • 基于VHDL语言描述的一个分频器,根据端口值,可作为四分频,八分频等分频器使用。...
    基于VHDL语言描述的一个分频器,根据端口值,可作为四分频,八分频等分频器使用。-based on VHDL description of a divider, according to port value, as a quarter of frequency, Frequency Divider interval such use.
    2023-01-22 19:55:03下载
    积分:1
  • Verilog_code_for_AWGN
    说明:  verilog实现awgn信道噪声的代码,支持可变的信噪比。利用移位寄存器来实现伪随机序列。(verilog code for implementation of awgn channel noise. support variable snr. use LSFR to implement the pseudo random sequence. )
    2021-01-14 16:48:47下载
    积分:1
  • EDanDanAssistg
    蛋蛋助手,可以动态配置生成代码格式,方便ORM或或程序员的生成工作 ,经测试 (Egg assistant, can be dynamically configured to generate code format, convenient ORM, or programmer generation work, tested)
    2012-09-10 00:33:07下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载