登录
首页 » VHDL » file_read vhdl code provide by my teacher for reading file into FSM

file_read vhdl code provide by my teacher for reading file into FSM

于 2022-03-12 发布 文件大小:559.00 B
0 259
下载积分: 2 下载次数: 1

代码说明:

file_read vhdl code provide by my teacher for reading file into FSM-file_read vhdl code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • pll
    用FPGA实现数字锁相环,开发环境为ISE(Using FPGA digital phase-locked loop, development environment for ISE)
    2021-03-19 18:29:19下载
    积分:1
  • 在QuartusII运用AHDL语言,首先设计出PN发生器来产生一个11位的数据流在整个周期内有效数据有 =2047位;再设计状态机用来检测串行数据流中的序列。...
    在QuartusII运用AHDL语言,首先设计出PN发生器来产生一个11位的数据流在整个周期内有效数据有 =2047位;再设计状态机用来检测串行数据流中的序列。运用两个个计数器分别对PN码计数以及序列出现的次数计数。改变PN码结构可以作为通用数列检测器-QuartusII use in AHDL language, the first PN generator designed to generate a data stream 11 throughout the cycle has an effective data = 2047 re-designing the state machine used to detect the serial data stream in sequence. The use of two counters were counting on the PN code, as well as counting the number of sequences occur. Changes in the structure of PN code series can be used as general-purpose detector
    2023-03-11 09:20:03下载
    积分:1
  • uart-for-fpga
    Simple UART for FPGA is UART (Universal Asynchronous Receiver & Transmitter) controller for serial communication with an FPGA. The UART controller was implemented using VHDL 93 and is applicable to any FPGA. Simple UART for FPGA requires: 1 start bit, 8 data bits, 1 stop bit! The UART controller was simulated and tested in hardware.
    2020-06-24 22:00:02下载
    积分:1
  • 基于vhdl开发的频率发生器
    基于vhdl开发的频率发生器-Based on the development of frequency generator vhdl
    2022-08-19 15:44:18下载
    积分:1
  • 32 floating
    32位元浮点CPU,用VHDL语言以类似组合语言的方式写成-32 floating-point CPU(VHDL)
    2022-10-02 18:30:03下载
    积分:1
  • TDMsystem
    实现多路可变时分复用,包括复接器,解复接,比特同步,帧同步,分频器(Implement multi-channel variable time division multiplexing, including multiplexer, demultiplexing, bit synchronization, frame synchronization, frequency divider)
    2018-09-16 23:29:09下载
    积分:1
  • cic_compensating
    CIC 补偿滤波器。采用两种方法来设计,一个是frequency sampling method。另一个是Equal Rippler Design Method。这是一个非常有用的matlab代码。(CIC compensation filter. Two ways to design a frequency sampling method. The other is an Equal Rippler Design Method. This is a very useful matlab code.)
    2012-10-17 14:22:08下载
    积分:1
  • 2011-diansai-E
    2011年 电赛 E题 简易数字信号传输性能分析仪FPGA信号发生部分 包括m序列,伪随机序列,曼彻斯特编码 程序 和单片机部分程序(2011 CEC E title simple digital signal transmission performance analyzer FPGA signal part of the program and single-chip part of the program)
    2012-02-23 10:11:07下载
    积分:1
  • edc_spi_command
    单片机和FPGA的通信程序,发送5个数,传输稳定,可以自行修改可一次传多个数(MCU and FPGA communication program, send five the number of stable transmission, you can modify the number may be more than one pass)
    2013-09-14 21:09:52下载
    积分:1
  • VHDL实现SPI接口转I2c接口的源代码,可以直接调用
    VHDL实现SPI接口转I2c接口的源代码,可以直接调用-VHDL realize I2C interface SPI interface to the source code, you can directly call
    2023-03-01 17:50:04下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载