登录
首页 » VHDL » 分频程序

分频程序

于 2022-01-22 发布 文件大小:25.35 MB
0 163
下载积分: 2 下载次数: 1

代码说明:

原理图和程序,都已经调试好了!可以直接使用!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 50 cases of practical CPLD design, very classic CPLD design, including 50 typica...
    CPLD实用设计50例,非常经典的CPLD设计,包含50个实际的典型应用,涉及直流电机PWM驱动,编码等内容,有了这50例,举一反三,就会了很多应用-50 cases of practical CPLD design, very classic CPLD design, including 50 typical practical applications, involving PWM DC motor driver, coding, etc., with these 50 cases, giving top priority will be a lot of applications
    2022-02-25 20:47:07下载
    积分:1
  • 学习应用FPGA pid实现
    pid程序,新学者,使用FPGA学习,希望大家一起学习
    2023-08-21 11:25:08下载
    积分:1
  • 01_test
    说明:  FPGA测试程序,仅供测试硬件是否能够运行,主要功能是点亮运行指示灯(The main function of the test program of FPGA is to light the running indicator.)
    2019-06-20 03:21:28下载
    积分:1
  • The experimental results are used to prepare MOSIN6 is achieved Verilog HDL lang...
    有实验结果,用MOSIN6编写的,是Verilog HDL语言实现的. 练习三 利用条件语句实现计数分频时序电路 实验目的: 1. 掌握条件语句在简单时序模块设计中的使用; 2. 学习在Verilog模块中应用计数器; 3. 学习测试模块的编写、综合和不同层次的仿真。 练习四 阻塞赋值与非阻塞赋值的区别 实验目的: 1. 通过实验,掌握阻塞赋值与非阻塞赋值的概念和区别; 2. 了解阻塞赋值与非阻塞赋值的不同使用场合; 3. 学习测试模块的编写、综合和不同层次的仿真。 -The experimental results are used to prepare MOSIN6 is achieved Verilog HDL language. Practice the use of conditional statements to achieve the three sub-frequency timing circuit count experimental purposes: 1. Have conditional statements in the simple timing of the use of modular design 2. Learning modules in the Verilog Application of counter 3. to learn the preparation of the test module, integrated and different levels of simulation. Practicing the four blocking assignment with the distinction between non-blocking assignment experimental purposes: 1. Through experiments, hands blocking assignment with the concept of non-blocking assignment and distinction 2. Understanding of blocking and nonblocking assignment assignment usi
    2022-03-18 15:26:04下载
    积分:1
  • yibuqingling
    含异步清零和同步清零的计数器的设计,内容是源代码,以及相关文件,打开即可(Clear cleared asynchronous and synchronous with the counter design, content source code and related documents, can be opened)
    2011-08-24 10:44:33下载
    积分:1
  • 存储示波器,功能齐全通过验证,毕业设计用
    存储示波器,功能齐全通过验证,毕业设计用-Storage oscilloscope, a full-featured validated, graduation design
    2022-03-21 02:58:36下载
    积分:1
  • With VHDL Design and Implementation of the multi
    用vhdl设计实现的多功能电子钟,可有日历,闹钟,修改等多种功能-With VHDL Design and Implementation of the multi-functional electronic bell, can have a calendar, alarm clock, to amend a variety of functions such as
    2022-03-11 03:55:41下载
    积分:1
  • modelsim设计的可调占空比的方波程式
    modelsim设计的可调占空比的方波程式-modelsim designed adjustable duty cycle of the square wave program
    2022-09-02 05:05:03下载
    积分:1
  • 曼彻斯特编解码,是Verilog语言代码,不多介绍了,用途非常广泛了...
    曼彻斯特编解码,是Verilog语言代码,不多介绍了,用途非常广泛了-Manchester encoding and decoding is the Verilog language code, introduced a few, a very extensive use
    2022-04-01 23:58:18下载
    积分:1
  • a code to display in VGA using VHDL lang
    a code to display in VGA using VHDL lang
    2022-10-14 02:00:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载