登录
首页 » VHDL » In Altera

In Altera

于 2022-03-11 发布 文件大小:47.37 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

在Altera的FPGA开发板上运行第一个FPGA程序,以后我还会陆续发布这方面的代码-In Altera

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sp605_BRD_rdf0033_13.2_c
    spartan605评估板测试代码。xilinx官方资料(spartan605 uation board test code)
    2014-12-23 22:27:45下载
    积分:1
  • 这是用VHDL编写的FPGA与计算机进行串口通信的程序和一个LED程序...
    这是用VHDL编写的FPGA与计算机进行串口通信的程序和一个LED程序-VHDL and FPGA prepared by the computer serial communication procedures and an LED procedures
    2022-01-25 15:54:47下载
    积分:1
  • EDAshiyan2s
    通过上翻键和下翻键来设置方波信号正负脉冲宽度,利用一排流水灯来显示按键的次数,通过观察流水灯亮的盏数确定占空比(按一次上翻键亮一盏灯,流水灯全亮时占空比调到了最高或者是最低状态,按一次下翻键灭一盏灯,流水灯全灭时占空比调到了最低或者是最高状态)。(Duty cycle of LED lights and adjustable oscilloscope display code)
    2015-01-06 21:10:09下载
    积分:1
  • Visual Basic 编写的,为程序增加扫描功能
    Visual Basic 编写的,为程序增加扫描功能-Written in Visual Basic, in order to increase the scanning process
    2023-05-11 04:15:02下载
    积分:1
  • cadence verilog lanaguage and simulation course
    cadence verilog lanaguage and simulation course
    2022-03-03 00:45:22下载
    积分:1
  • Xilinx FPGA make 50 smaller
    Xilinx FPGA make 50 smaller-Xilinx FPGA make 50 smaller
    2022-06-14 18:24:14下载
    积分:1
  • Key-200893142940130
    说明:  关于地铁售票的一些功能 基于自动买票的VHDL设计程序 比较经典(Subway ticket on some of the features of the VHDL-based auto-buying classic design procedure)
    2008-10-07 18:16:54下载
    积分:1
  • 4. If a modified source code is distributed, the original unmodified
    4. If a modified source code is distributed, the original unmodified -- source code must also be included (or a link to the Free IP web -- site). In the modified source code there must be clear -- identification of the modified version.-4. If a modified source code is distributed, the original unmodified-- source code must also be included (or a link to the Free IP web-- site). In the modified source code there must be clear-- identification of the modified version.
    2022-01-21 00:25:44下载
    积分:1
  • RS2
    该源代码是RS(31,19)码的完整编译码程序,采用的是VerilogHDL语言,包含了RS码的编码和译码,这蛋疼的东西花费好多时间(The source code is RS (31,19) code complete encoding and decoding procedures, and spend a lot of time using is VerilogHDL language contains the encoding and decoding of RS codes, this egg pain)
    2012-09-09 13:04:41下载
    积分:1
  • DEMO中完成WIAGAND26/32的(EMP7128实现)协议程序源代码
    DEMO中完成WIAGAND26/32的(EMP7128实现)协议程序源代码-DEMO completed WIAGAND26/32 (EMP achieved) agreement procedure source code
    2022-07-16 22:05:55下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载