-
ebook is about java code and xml document
ebook is about java code and xml document
- 2022-04-30 18:34:42下载
- 积分:1
-
“命名管道”或“命名管线”(Named Pipes )是一种简单的进程间通信( I P C)机制,
Microsoft Windows NT,Windows...
“命名管道”或“命名管线”(Named Pipes )是一种简单的进程间通信( I P C)机制,
Microsoft Windows NT,Windows 2000、Windows 95以及Windows 98均提供了对它的支持
(但不包括Windows CE)。命名管道可在同一台计算机的不同进程之间,或在跨越一个网络的
不同计算机的不同进程之间,支持可靠的、单向或双向的数据通信。-"named pipe" or "named pipe" (Named Pipes) is a simple process communication (I P C) mechanism for Microsoft Windows NT, Windows 2000, Windows 95 and Windows 98 are provided with the support it (but excluding Window "s CE). Named pipes in the same computer different processes, or across a network of different computers of different processes to support reliable, one-way or two-way data communications.
- 2022-04-01 15:29:46下载
- 积分:1
-
移动Ad
移动Ad-Hoc网络路由的一篇文章,有一定的学习和科研价值。-Mobile Ad-Hoc network routing in an article, a certain degree of learning and scientific research value.
- 2022-10-03 13:55:04下载
- 积分:1
-
Ip&router教材
Ip&routeræ•™æ-Iprouter materials
- 2023-06-02 09:35:04下载
- 积分:1
-
PC网络游戏的编程
PC网络游戏的编程-network PC game programming
- 2022-03-07 18:59:40下载
- 积分:1
-
mobile communications handbook, the main right and mobile communications in the...
移动通信手册,主要对与移动通信有关的信号处理技术,调制技术,网络技术等多方面进行论述是一本比较经典的技术通信的书-mobile communications handbook, the main right and mobile communications in the signal processing and modulation technology, , and other aspects of network technology for exposition is a classic comparison of technical communication book
- 2022-05-13 15:24:18下载
- 积分:1
-
FPGA 课程设计
数字钟 有报时和校时的功能
FPGA 课程设计
数字钟 有报时和校时的功能-Course Design FPGA Digital Clock
- 2022-02-01 21:28:54下载
- 积分:1
-
基于bp神经网络的pid控制算法,可以有效的控制滞后对象
基于bp神经网络的pid控制算法,可以有效的控制滞后对象-Bp neural network-based pid control algorithm can effectively control the Time Delay
- 2022-07-19 04:03:00下载
- 积分:1
-
c语言课件
基础知识,课后练习,重点基础
c语言课件
基础知识,课后练习,重点基础-c language courseware based on the knowledge, after-school practice, focusing on the basis of
- 2022-07-07 14:50:33下载
- 积分:1
-
在多数情况下,集成电路芯片的管脚不会全部被使用。例如74ABT16244系列器件最多可以使用16路I/O管脚,但实际上通常不会全部使用,这样就会存在悬空端子。所...
在多数情况下,集成电路芯片的管脚不会全部被使用。例如74ABT16244系列器件最多可以使用16路I/O管脚,但实际上通常不会全部使用,这样就会存在悬空端子。所有数字逻辑器件的无用端子必须连接到一个高电平或低电平,以防止电流漂移(具有总线保持功能的器件无需处理不用输入管脚)。究竟上拉还是下拉由实际器件在何种方式下功耗最低确定。-in most cases, the IC chips will not pin all been used. For example, 74 ABT16244 series device can use up to 16 Road I/O pins. but usually not all use, so there will always be vacant terminal. All digital logic device useless terminals to be connected to a serial or low-level. to prevent the current drift (with the bus maintain functional devices need not deal with the importation of pins). What to draw from the drop-down or what the actual device under way to determine the minimum power consumption.
- 2022-02-09 16:11:50下载
- 积分:1