登录
首页 » 电子书 » 阅读材料: 关系数据库之父 ──埃德加・考特 在数据库技术发展的历史上,1970年是发生伟大转折的一年。 这一年的6月,IBM圣约瑟(SAN JOS...

阅读材料: 关系数据库之父 ──埃德加・考特 在数据库技术发展的历史上,1970年是发生伟大转折的一年。 这一年的6月,IBM圣约瑟(SAN JOS...

于 2022-06-16 发布 文件大小:139.58 kB
0 241
下载积分: 2 下载次数: 1

代码说明:

阅读材料: 关系数据库之父 ──埃德加・考特 在数据库技术发展的历史上,1970年是发生伟大转折的一年。 这一年的6月,IBM圣约瑟(SAN JOSE)研究室的-reading material : the father of the relational database Edgar Building Building an examination of the development of database technology in its history, happened in 1970 is the great turning point in the year. This year in June, IBM San Jose (SAN JOSE) Laboratory

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 移动Ad
    移动Ad-Hoc网络路由的一篇文章,有一定的学习和科研价值。-Mobile Ad-Hoc network routing in an article, a certain degree of learning and scientific research value.
    2022-10-03 13:55:04下载
    积分:1
  • 著名的UNIX网络编程卷1
    著名的UNIX网络编程卷1-连网的API-套接字与XTI第二版(中文版)的源代码,我找了好久才找到的。-famous UNIX Network Programming Volume 1-networking API-socket and XTI second edition (Chinese version) of the source code, I found finally found.
    2022-03-18 01:04:12下载
    积分:1
  • Linux内核编程.zip
    Linux内核编程.zip-Linux kernel programming. Zip
    2023-02-20 09:55:03下载
    积分:1
  • CCNA认证参考书,PDF高清 为机械工业出版社的书,
    CCNA认证参考书,PDF高清 为机械工业出版社的书,-CCNA certified reference books, PDF high-definition for the Machinery Industry Press books
    2023-01-08 01:25:04下载
    积分:1
  • FPGA pipelined designs on paper This work investigates the use of very deep pipe...
    关于FPGA流水线设计的论文 This work investigates the use of very deep pipelines for implementing circuits in FPGAs, where each pipeline stage is limited to a single FPGA logic element (LE). The architecture and VHDL design of a parameterized integer array multiplier is presented and also an IEEE 754 compliant 32-bit floating-point multiplier. We show how to write VHDL cells that implement such approach, and how the array multiplier architecture was adapted. Synthesis and simulation were performed for Altera Apex20KE devices, although the VHDL code should be portable to other devices. For this family, a 16 bit integer multiplier achieves a frequency of 266MHz, while the floating point unit reaches 235MHz, performing 235 MFLOPS in an FPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and other considerations to apply the technique in real designs are also addressed.-FPGA pipelined designs on paper This work invest
    2022-11-28 12:05:03下载
    积分:1
  • 本文档是2.0版的文档,主要用于VP2.0和MFC结合的视景仿真系统开发编程。...
    本文档是2.0版的文档,主要用于VP2.0和MFC结合的视景仿真系统开发编程。-This document is version 2.0 of the document, mainly used in combination VP2.0 and MFC visual simulation systems development programming.
    2023-02-25 05:45:03下载
    积分:1
  • JSP网络应用教程2003 19
    JSP网络应用教程2003 19-JSP Network Application Guide 2003 19
    2023-03-13 12:45:03下载
    积分:1
  • 三级的联系题,联系后应该可以过了三级 请认真阅读您的文件包然后写出其具体功能...
    三级的联系题,联系后应该可以过了三级 请认真阅读您的文件包然后写出其具体功能-Title three links, contacts should be able to have a three-Please read your package and then write their specific function
    2023-02-19 16:00:04下载
    积分:1
  • 抽象,库和效率
    Abstraction, libraries, and efficiency in C
    2022-03-30 08:50:49下载
    积分:1
  • 有m¥n(m£100,n£100)个金币在桌面上排成一个m行n列的金币阵列。每一枚金 币或正面朝上或背面朝上。用数字表示金币状态,0表示金币正面朝上,1 表...
    有m¥n(m£100,n£100)个金币在桌面上排成一个m行n列的金币阵列。每一枚金 币或正面朝上或背面朝上。用数字表示金币状态,0表示金币正面朝上,1 表示背面朝上。 金币阵列游戏的规则是: (1)每次可将任一行金币翻过来放在原来的位置上; (2)每次可任选2列,交换这2 列金币的位置。 -¥ m has n (m £ 100, n £ 100) a gold coin on the desktop line up a row m column n gold arrays. Each gold coin or a positive upward or back up. Gold status with the number of express, 0 gold express positive upward, the back up that one. Gold arrays the rules of the game are: (1) each can be any turn over his gold on the original position (2) each can choose 2, the exchange of two gold coins in this position.
    2023-04-09 10:20:04下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载