登录
首页 » VHDL » 大屏幕led点阵显示的驱动时序。 使用vhdl语言描述。其中rom文件可以使用lpm_megcore自动生成。...

大屏幕led点阵显示的驱动时序。 使用vhdl语言描述。其中rom文件可以使用lpm_megcore自动生成。...

于 2022-03-05 发布 文件大小:3.80 kB
0 152
下载积分: 2 下载次数: 1

代码说明:

大屏幕led点阵显示的驱动时序。 使用vhdl语言描述。其中rom文件可以使用lpm_megcore自动生成。-big screen led to the dot matrix display driver timing. The use of VHDL description language. Rom which documents can be automatically generated using lpm_megcore.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 8051的vhdl源代码,主要针对初学者
    8051的vhdl源代码,主要针对初学者-8051 VHDL source code, mainly for beginners
    2022-02-05 02:00:30下载
    积分:1
  • CLOCK1027
    设计了一个电子时钟,功能包括定点报时,设置闹钟,校时等(Designed an electronic clock, features include fixed-point timekeeping, setting alarms, school hours, etc.)
    2018-07-01 18:11:41下载
    积分:1
  • DDSverilog
    说明:  基于FPGA的Veilog HDL实现代码,简单明了,希望能帮助verilog的初学者……(DDS based on Verilog DHL for FPGA )
    2011-04-11 22:56:23下载
    积分:1
  • This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Educati...
    This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Education board can be used with a Nios II system implemented by using the Altera SOPC Builder.
    2022-02-12 08:59:26下载
    积分:1
  • This tutorial presents some basic concepts that can be helpful in debugging of a...
    This tutorial presents some basic concepts that can be helpful in debugging of application programs written in the Nios II assembly language, which run on Altera’s DE2 boards.
    2022-08-19 12:45:10下载
    积分:1
  • Frame-synchronizer-
    原创,帧同步器的Verilog代码,在FPGA上验证实现过,无误。作为通信系统帧传输的仿真,有限状态机同步态和失步态的切换仿真。(Original Verilog code for frame synchronization, verify the implementation on the FPGA, and correct. Frame transmission as the communication system simulation, finite state machine synchronous state and the loss of the switching simulation of gait.)
    2012-04-01 19:38:54下载
    积分:1
  • 多进制数字频率调制(MFSK)系统VHDL程序
    多进制数字频率调制(MFSK)系统VHDL程序-Multi-band digital frequency modulation (MFSK) system VHDL procedures
    2022-04-16 11:59:01下载
    积分:1
  • mypro_synfifo
    基于IP核RAM的同步fifo设计,工程使用Xilinx的开发软件ISE(RAM-based synchronization fifo IP core design, engineering, software development using Xilinx ISE)
    2020-09-22 01:27:56下载
    积分:1
  • pc104接口的verilog代码,仅供参考
    pc104接口的verilog代码,仅供参考-pc104 verilog interface code for reference purposes only
    2022-12-27 10:00:03下载
    积分:1
  • 介绍了光纤光栅感温火灾探测系统的应用原 理,并重点阐述了用CPLD 设计虚拟MC14499 器件模 块,给出并解释了用Verilog HDL 语言实现的...
    介绍了光纤光栅感温火灾探测系统的应用原 理,并重点阐述了用CPLD 设计虚拟MC14499 器件模 块,给出并解释了用Verilog HDL 语言实现的部分程 序和仿真测试结果。-Introduction of Fiber Bragg Grating temperature fire detection system principles, and focuses on the use of CPLD design virtual MC14499 device module, are given and explained using the Verilog HDL language to achieve some of the procedures and simulation test results.
    2022-03-01 16:23:41下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载