登录
首页 » VHDL » a program which divides the clock by 3

a program which divides the clock by 3

于 2022-01-25 发布 文件大小:589.00 B
0 151
下载积分: 2 下载次数: 1

代码说明:

a program which divides the clock by 3

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA_can
    实现基于FPGA的控制MCP2515发送的程序,本人编写通过测试,希望提供帮助(FPGA-based control program sent MCP2515, I write to pass the test, hoping to help)
    2020-12-31 09:28:59下载
    积分:1
  • final-delivery
    Block LU decompostion of a matrix
    2014-10-08 15:33:16下载
    积分:1
  • 一些有用的PicoBlaze的来源。
    Some useful PicoBlaze sources.
    2022-01-26 02:08:20下载
    积分:1
  • MVB_test
    此功能是实现曼彻斯特编码的Verilog代码,经过在xilinx sp6上实际运行证实可行。(This function is to achieve the Manchester code Verilog code, through the Xilinx SP6 actual operation proved.)
    2021-01-03 17:48:56下载
    积分:1
  • sd_slave_device
    verilog source code for SD card SLAVE DEVICE IP-Core
    2021-04-12 22:18:56下载
    积分:1
  • uart
    uart 发送模块接收模块及tb,其中可以选择不同波特率进行收发,代码带有详细注释。(UART sending module and receiving module)
    2020-06-20 20:00:02下载
    积分:1
  • FULL-FPGA-SCH
    包括Cyclone II EP2C20 原理图.CycloneII开发板原理图fpga.EP1C3T144 FPGA develop board manual.EP1C6Q240C6开发板原理图.EP2C8开发板原理图.EPM1270F256C5 MAX_II_board_schematics.SF-EP1V2+FPGA开发板原理图.XC3S400红色飓风开发板原理图.红色飓风II代开发板原理图2.(Including the Cyclone II EP2C20 schematic . CycloneII development board schematics fpga.EP1C3T144FPGA develop board manual.EP1C6Q240C6 development board schematic . EP2C8development board schematics . EPM1270F256C5MAX_II_board_schematics.SF-EP1V2+FPGA development board schematic . XC3S400red hurricane development board schematics. Red hurricane II development board schematic diagram2)
    2012-04-28 15:47:07下载
    积分:1
  • 循环冗余校验码(试验报告)
    循环冗余校验码(试验报告)-Cyclic Redundancy Check (pilot reports)
    2022-03-18 10:59:43下载
    积分:1
  • fft64
    verilog hdl 编写的64点fft代码,适合很多芯片(coded by verilog hdl that implement 64 point fft, suite to many core)
    2020-12-12 21:19:16下载
    积分:1
  • DDS调试心得,VERIOLG 各HDL和VHDL语言的DDS调试方法
    DDS调试心得,VERIOLG 各HDL和VHDL语言的DDS调试方法-DDS debugging experience, VERIOLG the HDL and VHDL languages DDS debugging method
    2022-06-26 23:09:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载