登录
首页 » VHDL » 这个程序是基于等精度测频原理的频率计,用VHDL语言实现,频率测量测量范围1~9999;用4位带小数点数码管显示其频率,并且具有超量程、欠量程提示功能。...

这个程序是基于等精度测频原理的频率计,用VHDL语言实现,频率测量测量范围1~9999;用4位带小数点数码管显示其频率,并且具有超量程、欠量程提示功能。...

于 2022-03-04 发布 文件大小:1.19 MB
0 353
下载积分: 2 下载次数: 1

代码说明:

这个程序是基于等精度测频原理的频率计,用VHDL语言实现,频率测量测量范围1~9999;用4位带小数点数码管显示其频率,并且具有超量程、欠量程提示功能。-This procedure is based on the principle of frequency measurement accuracy, such as the frequency meter, using VHDL language, frequency measurement range 1 ~ 9999 with four decimal places with the frequency of the digital display and has a super-range, less range prompts.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CSC_mat
    彩色空间转换,RGB和YUV互转的matlab源码(RGB converting to YUV, YUV converting to RGB, Matlab source code)
    2014-12-24 10:15:57下载
    积分:1
  • chengxu
    设计制作一个可容纳4组参赛者的数字智力抢答器,每组设置一个抢答按键; 电路具有一第一抢答信号的鉴别和锁存的功能。在主持人将系统复位并发出抢答指令后,若参加者按抢答键,则该组指示灯亮并用组别显示抢答者的组别。此时,电路具有自锁功能,使别组的抢答开关不起作用。 设置计分电路。每组在开始时预置成6分,抢答后主持人计分,答对一次加1分。(The design can accommodate a the Entrants digital intellectual Responder, each set answer in a key circuit has a first answer in the signal to identify and latch functions. Host to the system reset and sent the answer in instruction, participants answer in key, the group of the group light and display the answer in the group. At this point, the circuit has a self-locking function does not work in other groups to answer switch. Set Scoring circuit. Preset six points each at the beginning of the answer in scoring after the host, answer time, add 1 point.)
    2012-06-10 12:58:44下载
    积分:1
  • VHDL_to_UART
    用VHDL编写的串口通讯程序,包括几个不同的程序例子,也可以用verilog进行改写。()
    2007-08-09 09:54:40下载
    积分:1
  • 一个基于FPGA的数字跑表系统的设计,最小单位是百分表位。采用十进制进位。...
    一个基于FPGA的数字跑表系统的设计,最小单位是百分表位。采用十进制进位。-FPGA-based digital stopwatch system design, the smallest unit is a digital dial indicator. Binary using the metric system.
    2023-06-07 08:05:03下载
    积分:1
  • ar0134_1280x720P60
    Camera AR0134详细的寄存器配置,以及配置顺序,可以用来初始化摄像头(Camera AR0134 detailed register configuration sequence )
    2016-05-15 12:16:56下载
    积分:1
  • ldpc_decoder_802_3an_latest.tar
    LDPC encoder and decoder, very simple
    2015-03-10 05:35:38下载
    积分:1
  • clock18div
    Clock Divider, divfactor of 18
    2015-03-24 18:04:49下载
    积分:1
  • ComChange-12061629
    并行读写14路串口数据,数据被写入FIFO,在收到读写信号后,SPI发送数据出去(Parallel read and write 14 serial port data, SPI send data)
    2019-03-13 01:38:44下载
    积分:1
  • 美国人写的各种类型的fpag设计指导,非常详细的介绍了从fpga的型号,结构,实现,编程,等各个方面的要点。...
    美国人写的各种类型的fpag设计指导,非常详细的介绍了从fpga的型号,结构,实现,编程,等各个方面的要点。-Written by Americans of all types of fpag design guide, very detailed introduction from the FPGA models, structure, realize, programming, and other aspects of the main points.
    2023-03-16 13:55:04下载
    积分:1
  • DE0_VGA
    利用FPGA设计游戏设计,真人版超级玛丽,VGA显示(Using FPGA design game design, live-action version of Super Mario, VGA display)
    2020-11-06 13:09:55下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载