登录
首页 » Verilog » modelsim输出文件代码演示 verilog

modelsim输出文件代码演示 verilog

于 2022-03-04 发布 文件大小:3.34 kB
0 187
下载积分: 2 下载次数: 1

代码说明:

资源描述 modelsim输出文件代码演示 verilog  内含头文件和testbench.Verilog HDL是一种硬件描述语言(HDL:Hardware Description Language),以文本形式来描述数字系统硬件的结构和行为的语言,用它可以表示逻辑电路图、逻辑表达式。  

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基2_8点fft运算的verilog代码
    这个程序是verilog代码,可以综合,同时带有testbench测试程序,可以用modelsim仿真实现。基于2的8点fft运算,分模块设计,比较简单,同时利于初学者学习。
    2022-05-22 17:24:31下载
    积分:1
  • Chapter2
    通信IC设计的第二章Verilog参考学习代码,方便初学者学习入门,供学习参考用The codes of Chapter1 of《Communication IC Design》(The codes of Chapter2 of《Communication IC Design》)
    2017-03-07 15:47:04下载
    积分:1
  • sep_fram_v0.0
    直接序列扩频系统的收发系统,可以进行参数配置(this is a Verilog program )
    2016-03-01 13:22:03下载
    积分:1
  • DisplayPort Link training optimization
    说明:  介绍了Displayport规格中lind training的背景研究,设计和实现。(As the requirement for bandwidth continues to increase in the video market, retaining the signal integrity becomes increasingly more difficult. For many of todays commonly used video interfaces, there are devices that can be used to assist in this matter. However, the use of such a device is only partially documented in the DisplayPort specification for the receiving image device, which means that the receiving side of the video link is free to choose its own implementation. This report presents, together with background research and design decisions, a suggestion for such an implementation. This implementation would need to be compatible towards a wide range of possible video Source devices and DisplayPort cables.)
    2021-01-11 16:48:49下载
    积分:1
  • FPGA-PID
    基于FPGA设计的一个PID控制系统,完成对物体检测和运动控制;直流电机和步进电机驱动模块是可选的。(PID control system based on FPGA: Objection detection, movement control, motor driver is optional)
    2018-03-08 23:01:30下载
    积分:1
  • 用verilog实现UART协议
    UART包括发射机和接收机。发送器本质上是一个加载数据的特殊移位寄存器;
    2022-04-09 00:02:07下载
    积分:1
  • mp3codec
    it is used to compile codec
    2009-03-04 17:00:53下载
    积分:1
  • source
    I2C MASTER DESIGNED by Verilog
    2020-06-18 23:40:02下载
    积分:1
  • 基于FPGA的信号发生器20140506
    说明:  基于FPGA的芯片信号发生器,利用Verilog语言实现信号发生器的各个模块单元, 实现的要求:正弦波、三角波、方波等;(Based on FPGA chip signal generator, using Verilog language to realize each module unit of the signal generator, Requirements: sine wave, triangle wave, square wave, etc;)
    2019-12-30 11:48:26下载
    积分:1
  • UVM内存的工作实例
    嗨伙计, 附加的文件包含了完整的工作示例通用验证方法学基于系统VERILOG
    2022-03-16 00:32:53下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载