登录
首页 » VHDL » 步进电机控制程序,用vhdl实现。可实现电机的正反转控制

步进电机控制程序,用vhdl实现。可实现电机的正反转控制

于 2022-03-03 发布 文件大小:688.00 B
0 175
下载积分: 2 下载次数: 1

代码说明:

步进电机控制程序,用vhdl实现。可实现电机的正反转控制-Stepper motor control program, using vhdl implementation. Positive inversion of motor control can be realized

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 一个用VerilogHDL语言编写的模6的二进制计数器
    一个用VerilogHDL语言编写的模6的二进制计数器-a Verilog HDL language used in the preparation of the six-binary counter
    2022-03-22 05:41:51下载
    积分:1
  • HDMI_FPGA
    该源码可基于FPGA设置多分辨率的HDMI显示,且其包含了完整的时序和端口、地址映射,可以很方便的将其移植(The source code can be set based on FPGA multi-resolution HDMI display, and it includes a complete timing and port, address mapping, it can be easily transplanted)
    2020-12-17 11:09:12下载
    积分:1
  • VerilogHDL
    本书简要介绍了Verilog硬件描述语言的基础知识,包括语言的基本内容和基本结构 ,以及利用该语言在各种层次上对数字系统的建模方法。书中列举了大量实例,帮助读者掌握语言本身和建模方法,对实际数字系统设计也很有帮助。本书是Verilog HDL的初级读本,适用于作为计算机、电子、电气及自控等专业相关课程的教材,也可供有关的科研人员作为参考书。(This book briefly introduces the Verilog hardware description language basics, including basic elements of language and basic structure, and the use of the language at various levels on the digital system modeling. The book lists a large number of examples to help readers master the language itself and the modeling of the actual digital system design is also helpful. Verilog HDL book is a primer for a computer, electronic, electrical and automatic control and other specialized courses related to materials, but also for the researchers as a reference.)
    2010-05-11 19:54:29下载
    积分:1
  • 6_42
    An FPGA Implementation of a HoG-based Object Detection Processor
    2016-04-07 23:42:05下载
    积分:1
  • crc16_8bit.v
    FPGA用于实现crc16编码的verlog源程序,用到的请下载。(FPGA is used to achieve the the crc16 the encoding of verlog source code used to download.)
    2012-11-08 13:45:14下载
    积分:1
  • 用Matlab编写fft
    在MATLAB下自编实现快速傅里叶分析,(Fast fft own procedures, faster than the system call fft slowe)
    2020-06-23 09:00:02下载
    积分:1
  • 基于FPGA的乐曲发生器电路设计 附含源代码(quartersii环境下运行)...
    基于FPGA的乐曲发生器电路设计 附含源代码(quartersii环境下运行)-FPGA-based circuit design of the music generator containing the source code is attached (quartersii environment to run)
    2022-02-16 04:27:54下载
    积分:1
  • 数字相位
    PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上;顶层文件是PLL.GDF-digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), Fo (Q5) is the local output frequency. Objective is to extract data input clock signal (Q5), its frequency and data rate line, the clock rising edge of the lock data the rising and falling edge; top-level document is PLL.GDF
    2023-05-28 08:00:03下载
    积分:1
  • I2C interface standard modeling source
    I2C接口标准建模源码,I2C interface standard modeling source-I2C interface standard modeling source
    2022-01-24 12:53:13下载
    积分:1
  • multiply_8_VHDL
    由8 位加法器构成的以时序方式设计的8 位乘法器,采用逐项移位相加的方 法来实现相乘的VHDL程序代码。包含几个小模块和一个顶层设计文件,运行可用。(an 8 bit multiplier combined with 8 bit adder using a design by way of timing,and it use a way of Itemized shift to implement the multiply.It include some little module and a top level design document.)
    2014-04-11 16:58:04下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载