-
four_interleaved
实现mimo-ofdm系统的交织功能,可供参考(Implement the mixed function of mimo- ofdm system, available for reference)
- 2013-03-30 09:22:40下载
- 积分:1
-
开发系统上采用的时钟信号的频率是20MHz,可分别设计计数器对其计数,包括计秒、分、小时、日、周、月以及年等。在每一级上显示输出,这样就构成了一个电子日历和时钟...
开发系统上采用的时钟信号的频率是20MHz,可分别设计计数器对其计数,包括计秒、分、小时、日、周、月以及年等。在每一级上显示输出,这样就构成了一个电子日历和时钟的模型。为了可以随意调整计数值,还应包含设定计数初值的电路-Development system using the clock signal frequency is 20MHz, the design can be counter to its count, including seconds, minutes, hours, days, weeks, months and years. At every level to show the output, thus constitutes an electronic calendar and clock models. Can also adjust the order value, should also be included in setting the initial count circuit
- 2022-08-07 06:47:58下载
- 积分:1
-
fulladd
this files in Quartus2 are fulladder
- 2016-05-17 16:38:42下载
- 积分:1
-
sqrt_pipeline
说明: Matlab - to hdl code for square root
- 2020-06-17 12:20:02下载
- 积分:1
-
使用vhdl语言实现对led的控制,还有电路仿真
使用vhdl语言实现对led的控制,还有电路仿真-Using vhdl language implementation of the led control, as well as circuit simulation
- 2022-03-12 11:40:55下载
- 积分:1
-
MID_FILTER
中值滤波算法的verilog实现,可用于相关算法在基于FPGA的嵌入式图像处理系统中。(Median filtering algorithm verilog realization available FPGA-based embedded image processing system.)
- 2015-03-16 19:36:18下载
- 积分:1
-
Xilinx,Altera,ARM,AVR,S52,Lattice等系列FPGA的下载线电路图和PCB
Xilinx,Altera,ARM,AVR,S52,Lattice等系列FPGA的下载线电路图和PCB-Xilinx, Altera, ARM, AVR, S52, Lattice series FPGA download cable circuit diagram and PCB
- 2022-03-17 00:48:42下载
- 积分:1
-
asynchronous-fifo
同步fifo的调用程序,调用Quartus II 9.0 (32-Bit)中的fifo模块(Synchronous fifo calling program, call Quartus II 9.0 (32-Bit) in fifo module)
- 2013-08-23 21:58:56下载
- 积分:1
-
is61lv25616 (1)
verilog测试,fpga测试片外sramis61lv25616,256个k个字,16位,比较难调(it is fpga is 61lv25616 simple verilog program,complete sram read and write.it can read and write .)
- 2020-12-09 15:39:18下载
- 积分:1
-
DDR2 控制器
下载自opencore网站!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
- 2022-08-10 04:02:14下载
- 积分:1