抢答器的VHDL语言设计 他的基本功能是，在四组参赛的情况下，首先抢答的发出抢答信号，此时其它抢答电路失去控制作用，在优先抢答的要在固定时间进行答题，否则直接扣一分

this a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for ps/2 interface .-this is a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for ps/2 interface .

SOC Verfication Methodology and Techniques

protel中fpga封装库3，非常难找的-protel library in fpga package three, very difficult to find the

turbo码的verilog程序，有意者请下载。(turbo code verilog procedures Interested parties please download.)

FPGA to design in ECU, very help for engineer

《Verilog HDL 程序设计教程》3-"Verilog HDL Design Guide" 3

FPGA Implementation of QFT based Controller for a Buck type DC-DC Power Converter and Comparison with Fractional and Integral Order PID Controllers

xilinx的串口仿真程序-xilinx simulator programme of serial port

USB IPcoreIP核 包含文档(带说明)-USB IPcoreIP core includes a document (with instructions)

由VHDL 语言实现的DA0832器利用的是QUARTUES环境已经得到验证-By the VHDL language uses the DA0832 is QUARTUES environment has been tested