登录
首页 » VHDL » DDs直接数字频率合成器的源代码,其中包括采用IP核和普通两种方式...

DDs直接数字频率合成器的源代码,其中包括采用IP核和普通两种方式...

于 2022-01-23 发布 文件大小:1.31 MB
0 175
下载积分: 2 下载次数: 1

代码说明:

DDs直接数字频率合成器的源代码,其中包括采用IP核和普通两种方式-DDS Direct Digital Synthesizer source code, including the use of IP core and the general two ways

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • pinlvji
    用汇编语言设计的频率计,注释较详细,适于初学者学习使用(Assembly language design frequency meter, the comment in more detail, suitable for beginners to learn to use)
    2012-04-16 10:47:59下载
    积分:1
  • 8051的vhdl源代码,主要针对初学者
    8051的vhdl源代码,主要针对初学者-8051 VHDL source code, mainly for beginners
    2022-02-05 02:00:30下载
    积分:1
  • softdemodulation-of-8psk
    讲述软解调很不错的一片文档,主要阐述的是8PSK的软解调FPGA实现,但对8PSK的软解调原理阐述很清楚,没有多余的东西,但需要注意其中各个调制符号点得顺序。(About soft demodulation of a document is very good, mainly on the soft 8PSK demodulation FPGA, but soft 8PSK demodulation principle describes very clearly, no extra stuff, but need to pay attention to the point where each modulation symbol was in order.)
    2014-06-03 14:12:05下载
    积分:1
  • tPad_Camera
    tPad DE2-115/70开发板可用的摄像头采集、显示程序,QT10.0以上环境可用,原装代码,可以进行修改加以使用,如使用到倒车影像系统中,视频显示等。(tPad DE2-115/70 development board available cameras capture, display program, QT10.0 over the environment is available, the original code can be modified to be used, such as the use of the reversing video system, the video display.)
    2020-07-09 19:58:55下载
    积分:1
  • adc0809的fpga时序电路接口程序
    adc0809的fpga时序电路接口程序-Sequential Circuits adc0809 the FPGA interface program
    2022-01-25 21:49:43下载
    积分:1
  • Verilog liushuideng shanshuodeng乘虚
    verilog实现闪烁灯和流水灯dechengxu-verilog liushuideng shanshuodeng chengxu
    2022-06-18 10:08:00下载
    积分:1
  • demo
    NiosII的C代码,包括网卡,lcd,usb,串口,按键.(NiosII C code, including network cards, lcd, usb, serial, key.)
    2013-07-19 11:17:29下载
    积分:1
  • UART
    实现了UART的底层协议,加入了控制器,其波特率可以根据使用进行调整;发送模块、接收模块相互独立,互不影响。(Realization of the underlying protocol UART, joined the controller baud rate can be adjusted according to use transmission module, receiver module are independent of each other.)
    2013-11-30 13:25:21下载
    积分:1
  • ALTERA Cyclone1C20 Nios开发板,protel99格式
    ALTERA Cyclone1C20 Nios开发板,protel99格式-ALTERA Cyclone1C20 Nios,protel99
    2022-01-23 10:08:20下载
    积分:1
  • clk_div3
    在fpga中对于pll无法完成的分频,可采用计数方式,本例用状态机实现对时钟的奇数分频。(Pll in fpga can not be completed in the sub-frequency counting method can be used, in this case with the state machine to achieve an odd number on the clock frequency.)
    2010-07-28 20:03:41下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载