-
我用过的verilog hdl写的SDRAM core源程序,经过测试应用
我用过的verilog hdl写的SDRAM core源程序,经过测试应用-I used to write Verilog HDL source of SDRAM core, the test application
- 2022-01-23 10:44:34下载
- 积分:1
-
Electronic code locks, FPGA
电子密码锁,采用基于fpga的设计,可以设置6位密码-Electronic code locks, FPGA-based design, can be set 6 password
- 2022-04-06 21:28:08下载
- 积分:1
-
Design-Compiler-Reference
dc的应用规范,以及一些基础的操作指导,注意事项等(dc application specification, as well as some basic instructions, precautions, etc.)
- 2013-08-13 11:14:47下载
- 积分:1
-
VHDL语言实现摄像头的捕捉和采集,通过仿真验证,很好哈
VHDL语言实现摄像头的捕捉和采集,通过仿真验证,很好哈-vidicon s catch and collection in VHDL
- 2022-09-22 03:05:04下载
- 积分:1
-
13.2_MotionDetec
基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,基于视频的运动检测(System Generator based image processing engineering, multimedia processing on FPGA source code, based on video motion detection)
- 2020-10-23 20:57:22下载
- 积分:1
-
CPU_Project_board
CPU 5级流水线实现(加hazard处理与板级验证,板级验证带有按键消抖)(5-stage pipelined CPU (plus hazard dealing with board-level verification, board-level verification with key debounce))
- 2020-12-03 09:29:25下载
- 积分:1
-
fft快速傅立叶变换源码
fft快速傅立叶变换源码-the source of fast fft transform
- 2022-06-14 17:04:07下载
- 积分:1
-
Priority encoder in VHDL.
Priority encoder in VHDL.
- 2022-01-30 18:57:28下载
- 积分:1
-
vmm_log
vmm log 验证平台,采用vmm搭建 (vmm log verification platform, built by vmm)
- 2011-04-30 20:02:06下载
- 积分:1
-
RS编码在FPGA上实现的理论和方法,对设计RS编码很有帮助,且FOGA资源占有少...
RS编码在FPGA上实现的理论和方法,对设计RS编码很有帮助,且FOGA资源占有少-RS coding in the FPGA to achieve the theory and method useful for design RS encoding, and possession of less FOGA resources
- 2022-05-07 12:16:18下载
- 积分:1