登录
首页 » VHDL » 全部通过,是我的精心设计,完全满足初学者的要求。

全部通过,是我的精心设计,完全满足初学者的要求。

于 2022-02-20 发布 文件大小:1.13 kB
0 159
下载积分: 2 下载次数: 1

代码说明:

全部通过,是我的精心设计,完全满足初学者的要求。-all passed, I was carefully designed, fully meet the requirements of beginners.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • dds在dspbuilder下产生VHDL源码及其测试激励文件的matlab模型,在modelsim下仿真通过...
    dds在dspbuilder下产生VHDL源码及其测试激励文件的matlab模型,在modelsim下仿真通过-dds dspbuilder under the VHDL source code and test incentives document matl ab model, the simulation under through modelsim
    2022-06-20 23:49:32下载
    积分:1
  • FPGAsheijidaquan
    说明:  fpga设计常用资料大全,包含常用的FPGA程序资料,对FPGA学习者有很大的帮助。(Encyclopedia of common information fpga design, FPGA that contains commonly used procedures for information on the FPGA is very useful to learners.)
    2009-07-25 21:45:30下载
    积分:1
  • sqr
    VHDL CODE FOR SQUARE WAVE GENERATOR
    2014-01-22 17:14:20下载
    积分:1
  • LnE
    verilog写的LnE算法,可用于计算指数和对数(Verilog written in LnE algorithm, can be used to calculate the index and the logarithm)
    2020-06-30 04:40:02下载
    积分:1
  • Quartus a complete design examples, examples from installation to completion, th...
    quartus一个完整的设计例子,从安装到实例完成,仿真等全过程,适合从0开始的初学者-Quartus a complete design examples, examples from installation to completion, the entire process of simulation, etc., suitable for the beginner to start from 0
    2022-07-26 09:40:40下载
    积分:1
  • sopc
    基于FPGA的SD卡音频播放器 经过调试可以直接用,音质很好有MP3的所有功能(FPGA-based audio player, SD card can be directly used after debugging, good sound quality with all the features of MP3)
    2021-01-02 23:08:57下载
    积分:1
  • 一个简单的总线bus代码,初学者可以借鉴学习
    一个简单的总线bus代码,初学者可以借鉴学习-A simple bus-bus code, beginners can learn to learn
    2022-04-24 12:38:35下载
    积分:1
  • DE2_Top
    Verilog代码,适合于初学者进行学习,是基于DE2平台的代码。(Verilog code, suitable for beginners to learn, is based on the DE2 platform code.)
    2008-03-24 16:11:58下载
    积分:1
  • fifo
    FPGA的fifo与dsp的emif接口测试程序(EMIF interface test program for FIFO and DSP of FPGA)
    2020-12-03 16:59:25下载
    积分:1
  • alu
    说明:  VHDL实现的算术逻辑计算单元(ALU),包括modersim测试文件,即仿真结果。(VHDL implementation of the arithmetic logic calculation unit (ALU), including modersim test file, the simulation results.)
    2011-03-26 21:18:01下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载