登录
首页 » VHDL » which I have recently bought a CPLD Development Board VHDL source code accompani...

which I have recently bought a CPLD Development Board VHDL source code accompani...

于 2022-02-20 发布 文件大小:4.43 MB
0 356
下载积分: 2 下载次数: 1

代码说明:

这是我最近买的一套CPLD开发板VHDL源程序并附上开发板的原理图,希望对你是一个很好的帮助!其中内容为:8位优先编码器,乘法器,多路选择器,二进制转BCD码,加法器,减法器,简单状态机,四位比较器,7段数码管,i2c总线,lcd液晶显示,拨码开关,串口,蜂鸣器,矩阵键盘,跑马灯,交通灯,数字时钟.-which I have recently bought a CPLD Development Board VHDL source code accompanied the development of the plate diagram, You hope to be a good help! which states : eight priority encoder, multipliers, multi-path selectors, BCD binary switch, adder, subtraction device, the simple state machine, four comparators, seven of the digital control, i2c bus, lcd LCD allocated code switches, serial port, the buzzer sounded, matrix keyboards, Bomadeng, traffic lights, Digital Clock.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 实用的程序代码,希望对大家有用,已经调试通过
    实用的程序代码,希望对大家有用,已经调试通过-Practical program code, in the hope that useful to everybody, has debugging through
    2022-09-21 12:35:03下载
    积分:1
  • HDLC协议
    HDLC协议的FPGA实现,运用了VHDL语言,主要就是解封帧HDCL,平切添加了外部接口
    2022-07-15 03:35:09下载
    积分:1
  • lvds_ctr_top
    说明:  用verilog编写的LVDS接口驱动程序,采用IOSERDES技术实现,经过Spartan6 FPGA调试验证,有完整的工程。(The LVDS interface driver written in verilog is implemented using IOSERDES technology. After Spartan6 FPGA debugging and verification, there is a complete project.)
    2020-03-16 10:29:10下载
    积分:1
  • VHDL prepared by the FIR filter source for Embedded designers have a good role i...
    VHDL语言编写的FIR滤波器源码 对于嵌入式设计者有很好的指导作用 -VHDL prepared by the FIR filter source for Embedded designers have a good role in guiding
    2022-06-17 20:08:46下载
    积分:1
  • OQPSK_fading
    OQPSK在AWGN和频率选择性衰落信道中的仿真(OQPSK the AWGN and frequency selective fading channel simulation)
    2021-04-05 21:49:03下载
    积分:1
  • 这是FPGA的Spartan 3E基础工程文件。该项目是基于VGA游戏…
    this fpga spartan 3e based project file .the project is the game based on vga. this file contains 2,20,25,400Hz clock generating file as per required for the project.-this is fpga spartan 3e based project file .the project is the game based on vga. this file contains 2,20,25,400Hz clock generating file as per required for the project.
    2023-02-25 10:20:03下载
    积分:1
  • VHDL 编写的RAM例子
    VHDL 编写的RAM例子-RAM prepared VHDL example
    2023-03-23 05:20:03下载
    积分:1
  • Microcomputer-Principle
    该书介绍了英特尔的80x86CPU和一些串行通信芯片,以及汇编语言。(The book introduces the Intel 80x86CPU and some serial communications chip, and assembly language.)
    2013-07-27 14:55:25下载
    积分:1
  • A-law Encoder (VHDL)
    2022-01-21 03:32:31下载
    积分:1
  • DDC
    说明:  数字下变频verilog实现,项目中常用模块(apply the digital down frequency in my project)
    2020-12-08 11:29:20下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载