登录
首页 » VHDL » 这是一个GPIB源程序代码,里面有硬件相对应的代码

这是一个GPIB源程序代码,里面有硬件相对应的代码

于 2022-02-15 发布 文件大小:82.03 kB
0 140
下载积分: 2 下载次数: 1

代码说明:

这是一个GPIB源程序代码,里面有硬件相对应的代码-This is a GPIB source code, which corresponds to a hardware code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DWT-VHDL
    小波变换的VHDL代码,内带正变换逆变换的测试文件。(Wavelet transform VHDL code, with a positive transformation within the inverse transform of the test file.)
    2010-05-14 20:37:27下载
    积分:1
  • 09image_generation
    code qui affiche une image sur ecran vga
    2013-05-09 21:21:10下载
    积分:1
  • SDRAM
    基于fpga与verilog语言的的sdram读写(SDRAM reading and writing based on FPGA and Verilog language)
    2018-01-16 11:24:03下载
    积分:1
  • cpld下在线资料ByteBlaster
    cpld下在线资料ByteBlaster-CPLD under the online information ByteBlaster
    2022-04-14 21:44:13下载
    积分:1
  • uart-for-fpga
    说明:  Simple UART for FPGA is UART (Universal Asynchronous Receiver & Transmitter) controller for serial communication with an FPGA. The UART controller was implemented using VHDL 93 and is applicable to any FPGA. Simple UART for FPGA requires: 1 start bit, 8 data bits, 1 stop bit! The UART controller was simulated and tested in hardware.
    2020-06-24 22:00:02下载
    积分:1
  • TimeGen3
    能够绘制数字电路的时序图,是fpga工程师时序设计和分析的神器(for digital circuit timming design and analysis)
    2017-12-27 19:34:23下载
    积分:1
  • 该项目是用于执行4位arethmatic操作和逻辑操作…
    The project is used to perform the operation of 4 bit arethmatic and logical operation. the projcet is implemented in spartan 3E
    2022-03-21 15:49:24下载
    积分:1
  • 表决器,简单实现了表决功能,无显示功能
    表决器,简单实现了表决功能,无显示功能 -vote
    2022-05-17 19:43:31下载
    积分:1
  • 用Verilog做的SD卡控制器(有详细的注释)
    说明:  SDIO 接口,实现SD卡的控制器功能,带有详细的注释(SDIO Interface,to realize the controller of SD Card,and have detail description.)
    2020-06-16 22:00:01下载
    积分:1
  • verilogppt
    北航夏宇闻的Verilog的PPT讲稿,挺经典的,适合初学者学习(Northern Xia Yu Wen' s Verilog the PPT script, very classic, suitable for beginners to learn)
    2011-06-16 11:32:45下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载