登录
首页 » VHDL » JTAG design verilog code.

JTAG design verilog code.

于 2022-02-14 发布 文件大小:4.03 kB
0 143
下载积分: 2 下载次数: 1

代码说明:

JTAG design verilog code.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • PCPU设计代码
    说明:  RISC 5级流水线CPU,带HAZARD处理(RISC 5 pipeline CPU with HAZARD processing)
    2020-06-24 04:00:01下载
    积分:1
  • cpu
    说明:  一个简单的CPU设计,支持add,sub,mvi,mv四条指令,用Verilog语言编写,在Quratus II上编译通过,仿真正确。(A simple CPU design, support add, sub, mvi, mv four instructions, with the Verilog language, compiled by the Quratus II, the simulation is correct.)
    2011-04-09 12:22:09下载
    积分:1
  • 2022-08-15 20:45:43下载
    积分:1
  • vhdl 加法器 vhdl 加法器 vhdl 加法器
    vhdl 加法器 vhdl 加法器 vhdl 加法器-vhdl adder vhdl adder vhdl adder
    2022-09-01 23:25:03下载
    积分:1
  • vhdl_course_tw_CIC
    台湾IC中心VHDL讲义,内容详细,适合IC前端设计参考(Taiwan s IC Center VHDL handouts, detailed reference design for front-end IC)
    2011-01-10 19:06:38下载
    积分:1
  • 按键消抖
    说明:  按键消抖,避免按键抖动造成信号误触发,增大按键输入的可靠性(Key jitter elimination, avoid key jitter caused by signal error trigger, increase the reliability of key input)
    2020-07-04 11:00:01下载
    积分:1
  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...
    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    2022-04-13 06:40:15下载
    积分:1
  • Flash
    说明:  FPGA Verilog控制FLASH片外读写(Verilog Controls FLASH Out-of-Chip Read-Write)
    2020-06-22 21:40:01下载
    积分:1
  • A VHDL source code for testing the digits and the switches on a spartan 3 basys...
    A VHDL source code for testing the digits and the switches on a spartan 3 basys board
    2023-06-18 08:35:04下载
    积分:1
  • VHDL
    说明:  运用VHDL描述函数发生器的各个波形,可有构成多功能函数发生器。(VHDL description of the use of various function generator waveforms, can constitute a multi-purpose function generator.)
    2009-08-18 16:54:24下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载