登录
首页 » Verilog » 基于FPGA的数字时钟设计

基于FPGA的数字时钟设计

于 2022-02-12 发布 文件大小:5.78 MB
0 157
下载积分: 2 下载次数: 1

代码说明:

基于FPGA的数字时钟设计,通过lcd1602显示时钟,时钟可调节,主要针对学习用FPGA来驱动lcd1602显示,以及学习verilog硬件描述语言。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 05_key_test
    利用FPGA实现对外设按键的控制,例如用户库用按键控制跑马灯的效果(FPGA is used to realize the control of external keys, such as the effect of user database using keys to control the running horse lamp)
    2020-06-16 10:00:11下载
    积分:1
  • quartus II中文用户教程(英文版的完全翻译)
    说明:  quartus II中文用户教程(英文版的完全翻译),和一切爱好可编程器件的同仁共勉之(Quartus II Chinese user guide (English version of the full translation) love and all programmable devices colleagues share Zhi)
    2020-12-21 14:19:08下载
    积分:1
  • Verilog1
    这个程序为通信中的16QAM调制程序,可用于无线或有线通信系统的调制仿真之用。(The 16QAM modulation communication this program can be used for wireless or wired communication system modulation simulation purposes.)
    2013-05-16 17:30:08下载
    积分:1
  • Farrow
    matlab代码,利用Farrow结构设计分数延时滤波器,滤波器阶数和个数可分别进行设置,利用最大最小准则近似。(Matlab code, using Farrow structure design fractional delay filter, filter order and number can be set separately, using the maximum and minimum criterion approximation.)
    2021-03-28 22:29:11下载
    积分:1
  • FPGA串口调试程序
    用xilinx ISE软件实现串口调试的程序其中,包含FIFO的一个IP核用于缓存数据
    2022-03-10 12:40:48下载
    积分:1
  • ozgul2013
    Digital pre-distortion (DPD) is an advanced digital signal-processing technique that mitigates the effects of power amplifier (PA) nonlinearity in wireless transmitters. DPD plays a key role in providing efficient radio digital front-end (DFE) solutions for 3G/4G basestations and beyond. Modern FPGAs are a promising target platform for the implementation of flexible wireless DFE solutions, including DPD.
    2019-01-05 18:20:30下载
    积分:1
  • second7-02
    在quartusII环境下采用对编解码芯片HD6408和HD6409驱动的方式实现曼彻斯特编解码(Environment in quartusII codec chip used on the HD6408 and HD6409-driven way to achieve encoding and decoding of Manchester)
    2020-11-02 10:19:53下载
    积分:1
  • Nios_Example_07_SD_35TFT
    这是一个nios工程,控制TFT液晶屏的程序。FPGA平台用Verilog HDL语言编写的,MCU软核程序有C语言编写。通过这一个完成的工程,你就会明白SOPC的一些实现方法。(This is a nios engineering, control TFT LCD screen program. The FPGA platform Verilog HDL language preparation with the nuclear program has a soft, MCU written in C language. Through this a complete project, you will understand some of the SOPC methods of realization. )
    2011-05-24 16:56:27下载
    积分:1
  • DE2_Default
    基于DE2开发板的VGA显示模块,仅供大家参考(DE2 development board based on the VGA display module, for your reference)
    2008-07-21 16:12:32下载
    积分:1
  • greedy_snake
    基于Basys2开发板实现VGA输出,PS/2键盘接入的贪吃蛇游戏,键盘上下左右控制方向,小键盘+键控制速度,小键盘回车开始游戏,空格暂停游戏。(Basys2 based development board to achieve VGA output, PS/2 keyboard access Snake game, up and down the keyboard to control the direction, speed control keypad+ key keypad Enter to start the game, pause the game space.)
    2021-03-27 17:09:12下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载