-
FPGA实现数字跑表
自己完成的项目,成功用vhdl语言实现数字跑表,可存储。
- 2022-05-17 20:34:58下载
- 积分:1
-
Vhdl_Programming_Example
vhdl编程语言电子书,英文的,有很多例子(VHDL programming language e-books, in English, there are many examples of)
- 2009-01-16 20:59:00下载
- 积分:1
-
sim
csapp 第二版 体系结构实验 答案 第三个部分能跑58分(the second edition csapp architecture experiment the third part of the answer can run 58 minutes)
- 2013-05-20 10:28:00下载
- 积分:1
-
基于altera ep2c8双口RAM
基于altera ep2c8双口RAM -Altera ep2c8-based dual-port RAM
- 2022-11-19 05:15:04下载
- 积分:1
-
for Dictyophora board, in the way of achieving LCD clock function.
适合DE2板,能够在板子上的液晶显示器上实现时钟功能。-for Dictyophora board, in the way of achieving LCD clock function.
- 2023-08-10 07:45:03下载
- 积分:1
-
数字逻辑课程设计,用vhdl实现红外线传输系统的课程设计,下载验证通过...
数字逻辑课程设计,用vhdl实现红外线传输系统的课程设计,下载验证通过-Digital logic course design, using vhdl infrared transmission system to achieve curriculum design, download verified by
- 2023-07-10 17:40:03下载
- 积分:1
-
本实验实现PS/2接口与RS
本实验实现PS/2接口与RS-232接口的数据传输,
PS/2键盘上按下按键,可以通过RS-232自动传送到主机的串口调试终端上(sscom32.exe);
并在数据接收区显示接收到的字符。
串口调试终端的设置:波特率115200,一个停止位,无校验位。-Realize this experiment, PS/2 interface with RS-232 data interface, PS/2 keyboard to press the button, through RS-232 automatic transmission to the host serial debug terminal (sscom32.exe) and data receiving display received characters. Serial debug terminal settings: 115200 baud rate, one stop bit, no parity bit.
- 2022-08-08 00:57:00下载
- 积分:1
-
Interpolator-of-polyphase-filter
代码用两种方法设计了一个基于多相滤波的内插器,低通滤波器采用128阶凯撒窗,内插倍数32,并且给定信号范围,验证了内插器的正确性,画出了内插前后信号的频谱。(The code design the interpolator based on polyphase filter using two methods.The low pass filter is 128 order Caesar window and interpolation multiple is 32.I give the range of the signal to verify the interpolator and plot the spectrum of the signal before and after the interpolator. )
- 2021-01-09 13:18:51下载
- 积分:1
-
hilbert_m
基于FPGA的希尔伯特变化的verilog代码(Hilbert change verilog code)
- 2020-10-19 09:37:25下载
- 积分:1
-
dingshi
定时器加数码管显示源码,以及test bench测试模块源码,经modelsim仿真结果正确(Timer plus digital display source code, and test bench test module source code, by modelsim simulation results are correct)
- 2013-07-27 10:34:41下载
- 积分:1