-
callback
This is code of UVM CALLBACK function.
- 2020-06-24 15:40:02下载
- 积分:1
-
VHDL代码登记并决定如何登记
vhdl code for register and detemines how register
works -vhdl code for register and detemines how register
works
- 2022-06-18 22:43:42下载
- 积分:1
-
使用FPGA的FIFO,状态机,乒乓操作等实现了异步UART。
使用FPGA的FIFO,状态机,乒乓操作等实现了异步UART。-The use of FPGA-FIFO, state machine, ping-pong operation to achieve the asynchronous UART.
- 2022-12-07 20:00:03下载
- 积分:1
-
CPLD下载线制作,内含电路图等,希望对大家有帮助
CPLD下载线制作,内含电路图等,希望对大家有帮助-CPLD download line production, including circuit diagrams, etc., in the hope that we have to help
- 2022-02-02 09:14:42下载
- 积分:1
-
层合板刚度
层合板的刚度的计算和验算,包括拉伸刚度A、弯曲刚度D以及耦合刚度B。
首先要给定层合板的各个参数,具体有:层合板的层数N;各单层的弹性常数E1、E2、 、G12;各单层对应的厚度;各单层对应的主方向夹角 。(The stiffness of laminated plates is calculated and checked, including tensile stiffness, A, flexural stiffness, D and coupling stiffness B. First of all, it is necessary to give the parameters of laminated plates, such as the number of plies N, the elastic constants of each layer, E1, E2, and G12, the thickness of each monolayer, and the angle of the main direction corresponding to each single layer.)
- 2021-01-18 09:28:43下载
- 积分:1
-
Altera官方FPGA电机控制的中文文档
Altera官方FPGA电机控制的中文文档,很不错的参考资料(Altera Official FPGA Motor Control Chinese Document, Good Reference)
- 2021-03-18 13:49:19下载
- 积分:1
-
和picoblaze完全兼容的mcu ip core
和picoblaze完全兼容的mcu ip core-And PicoBlaze fully compatible mcu ip core
- 2023-08-22 23:25:04下载
- 积分:1
-
8位相等比较器,比较8位数是否相等
8位相等比较器,比较8位数是否相等
-- 8-bit Identity Comparator
-- uses 1993 std VHDL
-- download from www.pld.com.cn & www.fpga.com.cn-eight other phase comparators, Comparing the same whether the median 8-- 8-bit Identity Comparator-- uses 1993 std VHDL-- download from www.pld.com.cn
- 2022-06-21 10:57:15下载
- 积分:1
-
and they simply based on the mouse xinlinx ideally VHDL application procedures,...
基于fpga和xinlinx ise的鼠标应用vhdl程序,希望对你有所帮助!-and they simply based on the mouse xinlinx ideally VHDL application procedures, and I hope to help you!
- 2022-02-18 14:46:28下载
- 积分:1
-
uartfifo
串口通信例程,使用FIFO数据缓存。Verilog源码,基于FPGA的uart开发,加深理解。(uart communication)
- 2017-04-20 22:16:21下载
- 积分:1