登录
首页 » VHDL » 一个用VHDL完成的8位数显的16进制的频率计

一个用VHDL完成的8位数显的16进制的频率计

于 2022-01-31 发布 文件大小:5.03 kB
0 162
下载积分: 2 下载次数: 1

代码说明:

一个用VHDL完成的8位数显的16进制的频率计-a VHDL completed 8 of 16 significant median band of frequency meter

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • disptest
    模拟示波器的现实程序,有x,y和光标。采用AD5440输出,现实效果很好。(示波器x-y方式)(Analog oscilloscope reality program, there are x, y and cursor. Using AD5440 output, real good results. (Xy oscilloscope mode))
    2013-09-13 23:18:19下载
    积分:1
  • JOP内核字节码获取,很难找的东东,呕血之作
    JOP内核字节码获取,很难找的东东,呕血之作-JOP core byte code access, it is difficult to find the price. Zhi for hematemesis
    2023-01-27 11:00:03下载
    积分:1
  • 该项目是用于执行4位arethmatic操作和逻辑操作…
    The project is used to perform the operation of 4 bit arethmatic and logical operation. the projcet is implemented in spartan 3E
    2022-03-21 15:49:24下载
    积分:1
  • 高速高性能FFT处理器的VLSI实现研究,适合做FPGA的技术人员参考研究FFT...
    高速高性能FFT处理器的VLSI实现研究,适合做FPGA的技术人员参考研究FFT-High-speed high-performance FFT processor VLSI realization of research, suitable for FPGA technology reference study FFT
    2022-05-30 23:35:49下载
    积分:1
  • FPGA_homewrk4
    设计一个能求出一个32bit字中两个相邻0之间最大间隙的电路。完成HDL设计及testbench描述,给出综合后的时序仿真结果。提交纸质文档。(Design a circuit that can find the maximum gap between two adjacent 0 in a 32bit word. The HDL design and testbench description are completed, and the result of comprehensive simulation is given. Submit paper documents.)
    2018-05-07 17:54:12下载
    积分:1
  • Quartus a complete design examples, examples from installation to completion, th...
    quartus一个完整的设计例子,从安装到实例完成,仿真等全过程,适合从0开始的初学者-Quartus a complete design examples, examples from installation to completion, the entire process of simulation, etc., suitable for the beginner to start from 0
    2022-07-26 09:40:40下载
    积分:1
  • MAX5250_Serial
    对MAX5250芯片进行控制,实现DA转换输出。(Controlling MAX5250 Chip)
    2019-06-27 14:19:36下载
    积分:1
  • DE2_115_TV
    这个代码主要实现了基于VHDL的关于TV方面的功能。(This code is the main achievement of the VHDL about aspects of the function based on TV.)
    2013-03-06 21:49:22下载
    积分:1
  • soft for changing Verilog code to c++ code ,c code
    将Verilog代码转换成C++代码的软件,C源代码。-soft for changing Verilog code to c++ code ,c code
    2022-01-24 14:30:24下载
    积分:1
  • SCRAMBLER
    32位扰码器的verilog代码,编译通过(The Verilog code of 32_bit scrambler)
    2009-11-24 14:51:38下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载