登录
首页 » VHDL » de2_clock on altera de2 board

de2_clock on altera de2 board

于 2022-01-29 发布 文件大小:56.95 kB
0 196
下载积分: 2 下载次数: 1

代码说明:

de2_clock on altera de2 board

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog黄金参考指南中文版
    Verilog 黄金参考指南是 Verilog 硬件描述语言及其语法 语义 合并以及将它应用到硬件设计的一个简明的快速参考指南。(Verilog Golden Reference Guide is a concise and fast reference guide for Verilog Hardware Description Language and its syntax and semantics merging and its application to hardware design.)
    2020-06-18 04:20:02下载
    积分:1
  • DA
    说明:  DOCUMENT ON DISTRIBUTED ARITHMATIC
    2014-02-05 17:06:51下载
    积分:1
  • forug_2016.03
    说明:  formality2016 userguide
    2019-10-29 14:59:40下载
    积分:1
  • 4*4按键扫描电路
    4*4按键扫描电路,用数码管显示0~F,基于VHDL语言设计,包括按键扫描,数码管扫描,数码管显示,按键消抖等代码
    2022-01-25 15:08:35下载
    积分:1
  • 运用vhdl程序设计语言进行ppm设计,ppm 设计在vhdl语言中非常常用,运用已经越来越广泛。...
    运用vhdl程序设计语言进行ppm设计,ppm 设计在vhdl语言中非常常用,运用已经越来越广泛。-use vhdl program design language ppm design, vhdl ppm design in a very common language, has become increasingly widespread use.
    2023-06-27 12:15:04下载
    积分:1
  • verilog 写的 “梁祝”乐曲演奏电路
    verilog 写的 “梁祝”乐曲演奏电路-verilog wrote " The Butterfly Lovers" music concert circuit
    2022-02-03 08:31:54下载
    积分:1
  • FPGA_UART
    用Verilog语言实现的FPGA UART独立收发模块 思路简单,代码简洁。在Lattice LFE3EA VERSA开发板上验证通过,编译器Lattice Diamond. 功能:串口收到数据后立即回传,此后每一秒串口数据+1再发送。(Using Verilog language independent of FPGA UART transceiver idea is simple, concise code. Development board in Lattice LFE3EA VERSA verified by the compiler Lattice Diamond. Features: Serial data is received immediately after the return, then every second serial port and then send the data+ 1.)
    2011-10-03 13:18:56下载
    积分:1
  • PLL
    FPGA板上的锁存器PLL控制代码(verilog代码)(FPGA board latch the PLL control code (Verilog code))
    2021-03-19 17:29:19下载
    积分:1
  • wbm
    用walsh算法实现的符号数乘法器,asic流片时,可以不用公司的付费乘法器的ip core.(algorithm using the symbols multiplier, HDL-piece quantities. it is not necessary for the company's paid Multiplier ip core.)
    2006-07-12 14:49:35下载
    积分:1
  • SPI的verilog代码的可编程时钟
    SPI Verilog code with programmable clock
    2022-10-30 18:55:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载