登录
首页 » VHDL » de2_clock on altera de2 board

de2_clock on altera de2 board

于 2022-01-29 发布 文件大小:56.95 kB
0 202
下载积分: 2 下载次数: 1

代码说明:

de2_clock on altera de2 board

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • from across the Xilinx website, learning some FPGA dynamic reconfigurable good e...
    从Xilinx网站上下的,学习FPGA部分动态重配置很好的例子。-from across the Xilinx website, learning some FPGA dynamic reconfigurable good example.
    2023-03-28 16:10:04下载
    积分:1
  • ise9.1
    学习ISE的好资料,想要使用XILINX芯片进行开发必看(ISE learning good information, want to use a must-see XILINX chip development)
    2009-05-15 09:04:15下载
    积分:1
  • VHDL
    vhdl 让你更加熟悉掌握这么硬件电路设计语言 非常清晰(vhdl)
    2010-07-22 07:30:20下载
    积分:1
  • Add_sub_struc
    8位加减器,八位减法器与加法器,用过一个控制端可以自由变换,采用移位加法方式,用途广泛,利用减法位补码加法的理论实现。(8 addition and subtraction, eight subtractor and adder, used a control terminal can freely change the using Shift addition, a wide range of uses, the use of subtraction complement addition theory to achieve.)
    2012-05-14 20:36:26下载
    积分:1
  • 16位CUPIP核,完全运行的好的东西,可以直接拿来用的!
    16位CUPIP核,完全运行的好的东西,可以直接拿来用的!-16 CUPIP nuclear, full of good things to run, can be directly used to use!
    2022-07-27 19:00:19下载
    积分:1
  • hls_bluebook
    非常好的catapult学习书, catabult 可用于高级综合,由c产生vhdl/verilog(very nice book for catabult study)
    2011-08-18 16:15:08下载
    积分:1
  • src
    假设每个从设备中有可访问APB寄存器16个,位宽均为32比特,16个寄存器的访问地址计算方式为 基址 + 寄存器编号左移2位(byte 偏移)(Assuming that there are 16 accessible APB registers in each slave device, the bit width is 32 bits, and the access address of 16 registers is calculated by base address + register number left shift 2 bits (byte offset).)
    2020-12-15 13:49:14下载
    积分:1
  • 8.25
    改写四号中断的 自己编的,,,,,,求过啊!!!一个很简单的小程序(Rewrite the fourth interruption of their series,,,,,, begged ah! ! ! A very simple little program)
    2013-12-16 20:46:33下载
    积分:1
  • AD9777_SPI_CONFIG
    verilog ad9777 ad芯片的配置程序,SPI接口协议 16bit DA(Verilog ad9777 AD chip configuration program, SPI interface protocols for 16 bit DA)
    2020-07-29 21:08:38下载
    积分:1
  • fir_lms
    基于FIR滤波器的LMS自适应算法的FPGA实现,verilog语言(FIR filter based on LMS adaptive algorithm on FPGA, VHDL language)
    2015-10-11 19:23:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载