登录
首页 » VHDL » E1(一级欧洲传输标准)

E1(一级欧洲传输标准)

于 2023-08-26 发布 文件大小:5.27 kB
0 172
下载积分: 2 下载次数: 1

代码说明:

E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 该PPT是一个内部教学资料,想学习EDA技术的朋友可以看看这个教学资料。...
    该PPT是一个内部教学资料,想学习EDA技术的朋友可以看看这个教学资料。-The PPT is an internal teaching materials, want to learn EDA technologies friends can look at the teaching and learning materials.
    2023-08-07 00:15:05下载
    积分:1
  • sd_ctrl
    利用verilog实现对SD卡的控制,可以实现对SD卡的读写。(Verilog SD)
    2020-12-27 21:49:03下载
    积分:1
  • DDS now to the use of more extensive relative bandwidth, frequency conversion ti...
    DDS在现在运用月来越广泛,在相对带宽、频率转换时间、相位连续性、正交输出、高分辨力以及集成化等方面都远远超过了传统频率合成技术所能达到的水平,为系统提供了优于模拟信号源的性能。利用DDS技术可以很方便地实现多种信号。在FPGA上实现的DDS-DDS now to the use of more extensive relative bandwidth, frequency conversion time, phase continuity, quadrature output, high-resolution and integration, and other aspects far more than the traditional frequency synthesizer technology can achieve the level To provide a superior analog signal source performance. DDS technology can be used very easily to a variety of signal. FPGA Implementation of DDS
    2022-02-12 02:47:38下载
    积分:1
  • ASIC_LIB
    ASIC设计中常用的运算模块,如加减,常系数乘法,截断,饱和等。(some modules used in ASIC design.)
    2010-03-10 15:52:28下载
    积分:1
  • FPGA verilog代码
    说明:  数电实验FPGA verilog代码,包括秒表、全加器、半加器等。(FPGA Verilog code for digital experiment)
    2020-04-29 11:16:05下载
    积分:1
  • LMS_Matlab
    LMS算法自适应滤波器的Matlab仿真分析.(LMS matlab fangzhenchengxu.)
    2011-07-06 12:43:26下载
    积分:1
  • described dds direct digital frequency synthesis of the basic tenets addition to...
    讲述了dds直接数字频率合成的基本原理,同时用VHDL语言编写dds原代码用于生成正弦波,并在ISE开发平台进行仿真和MATLAB验证正弦波输出结果-described dds direct digital frequency synthesis of the basic tenets addition to the use of VHDL prepared dds source used to produce sine, and ISE development platform for simulation and verification MATLAB sine wave output
    2022-07-08 20:48:31下载
    积分:1
  • 一个精确的到0.01s的时钟源程序,对于初学VHDL理解很有帮助,只给了源程序没有给出仿真波形...
    一个精确的到0.01s的时钟源程序,对于初学VHDL理解很有帮助,只给了源程序没有给出仿真波形-An accurate clock source to the 0.01s for the beginner to understand VHDL helpful not only to the simulation waveform of the source
    2022-02-19 22:00:27下载
    积分:1
  • 8051的Verilog
    8051的Verilog-Verilog OF 8051
    2022-06-15 04:13:18下载
    积分:1
  • RGB_Driver
    串口收发程序,成功通过仿真,可以用来学习(Serial transceiver,It is successful through simulation and can be used to learn)
    2020-10-28 14:00:00下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载