登录
首页 » VHDL » a vhdl_program used for flat detect

a vhdl_program used for flat detect

于 2022-01-27 发布 文件大小:824.78 kB
0 139
下载积分: 2 下载次数: 1

代码说明:

平坦度检测中的高度检测算法,使用ISE开发环境,语言为VHDL,平台是XC3S4-a vhdl_program used for flat detect

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CODE_VHDL_COUNTING 0 到 9 (慈 0 đến 9 Đếm hiển đoạn 施耐 1 带领 7)
    CODE_VHDL_COUNTING 0 到 9 (慈 0 đến 9 Đếm hiển đoạn 施耐 1 带领 7)
    2023-04-13 10:55:04下载
    积分:1
  • DDR2_XILINX
    xilinx FPGA设计需要的DDR2文件,可以应用于实际设计中(xilinx FPGA design needs DDR2 files that can be applied to the actual design)
    2014-10-09 09:54:05下载
    积分:1
  • BMD_PCIE
    自己根据xapp1052修改的源代码,已经编译成功,并应用在开发板上。(According xapp1052 own modified source code has been successfully compiled and used in the development board.)
    2015-10-19 08:10:20下载
    积分:1
  • mvb_altera_may-02
    altera mvb fpga sopc 设计参考文档,有一定价值(mvb fpga sopc Design scheme)
    2015-01-15 17:15:33下载
    积分:1
  • This is is a bridge IP core to interface the Tensilica PIF bus protocol with the...
    This is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.-This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.
    2022-04-07 07:47:24下载
    积分:1
  • for Dictyophora board, in the way of achieving LCD clock function.
    适合DE2板,能够在板子上的液晶显示器上实现时钟功能。-for Dictyophora board, in the way of achieving LCD clock function.
    2023-08-10 07:45:03下载
    积分:1
  • vhdl语言主要描述语句的说明和使用方法,内附例子可供学习提高...
    vhdl语言主要描述语句的说明和使用方法,内附例子可供学习提高-VHDL language description of the main description of statements and the use of methods, containing examples for learning improve
    2022-01-31 14:01:30下载
    积分:1
  • VGA_yanse
    用fpga实现VGA16色真彩的图片显示,且在AX301实验板上已经调试过(VGA16 achieve true color with fpga pictures show, and in the AX301 has been tuned breadboard)
    2021-02-05 17:59:57下载
    积分:1
  • ARM-Verilog-HDL-IP-CORE
    ARM处理器的IP核,用verilog编写的,对处理器和相关的CPU架构知识有很大帮助。(ARM processor IP core, written in verilog processor and CPU architecture knowledge.)
    2020-09-21 10:27:52下载
    积分:1
  • FPGA设计全流程-软件综合使用、
    FPGA设计全流程-软件综合使用、 -FPGA design of the whole process- the integrated use of software, FPGA design of the whole process- the integrated use of software,
    2022-12-25 07:35:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载