登录
首页 » VHDL » Wishbone dma ip core

Wishbone dma ip core

于 2022-01-26 发布 文件大小:6.92 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

Wishbone dma ip core

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • uart_tx
    FPGA UART 发送端程序 verilog语言编写 9600波特率 实用(UART transmit side program verilog language 9600 baud)
    2013-08-14 16:33:34下载
    积分:1
  • 基于CPLD的签到器的设计,用三维数组队人名进行储存
    基于CPLD的签到器的设计,用三维数组队人名进行储存-Based on the attendance CPLD design, a few team names with three-dimensional storage
    2023-01-07 09:45:04下载
    积分:1
  • SystemVerilog_For_Design_Springer_2nd_Ed_2006
    SystemVerilog For Design (Springer-2nd_Ed-2006)
    2009-10-08 02:57:28下载
    积分:1
  • verilog
    基于QUATEUS2的设计一个8位频率计verilog语言编程(The design is based QUATEUS2 an 8-bit frequency counter verilog programming language)
    2011-12-01 20:19:48下载
    积分:1
  • det
    double edfe trigger d latch
    2014-01-07 19:55:29下载
    积分:1
  • Discrete cosine transform and inverse discrete cosine transform of the HDL code...
    离散余弦变换及反离散余弦变换的HDL代码及测试文件。包括VHDL及Verilog版本。可用途JPEG及MEPG压缩算法。-Discrete cosine transform and inverse discrete cosine transform of the HDL code and test files. Including VHDL and Verilog versions. And MEPG can use JPEG compression algorithm.
    2023-04-06 08:40:04下载
    积分:1
  • 一种使用modelsimse6.3简单的复用方案
    A program for a simple multiplexer using modelsimSE6.3
    2022-08-20 11:51:53下载
    积分:1
  • VHDL的重要PPT资料,对初学者非常有益处
    VHDL的重要PPT资料,对初学者非常有益处-VHDL important PPT information is very useful for beginners
    2023-05-02 18:55:09下载
    积分:1
  • verilog___UART
    Verilog 编写的串口通信模块 带测试代码(Verilog prepared by the serial communication module with a test code)
    2012-05-24 20:38:27下载
    积分:1
  • sdram
    说明:  SDRAM控制,通过VHDL语言编写可运行至133MHz。(SDRAM control, written in VHDL language, can run to 133MHz.)
    2020-02-15 11:52:22下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载