-
tpc_decode_vhdl
基于VHDL的TPC译码器的设计,简述了tpc译码的算法步骤,tpc硬件实现的模块和部分vhdl程序(TPC decoder VHDL-based design, outlines the decoding algorithm steps tpc, tpc hardware modules and some vhdl program)
- 2020-11-20 10:59:37下载
- 积分:1
-
Cirrus Logic EP9302 原理图 ORCAD格式
Cirrus Logic EP9302 原理图 ORCAD格式-Cirrus Logic EP9302 schematic ORCAD format
- 2022-08-22 05:47:43下载
- 积分:1
-
CRC-Verilog
此是进行循环冗余效验的Verilog编码,适合多种标准,如CRC16(this Cyclic Redundancy is well-tested Verilog code for a variety of criteria, such as CYXLIC REDUNDANCY)
- 2007-01-03 10:47:43下载
- 积分:1
-
Verilog代码。注册成功,对FPGA的使用标准单元库…
verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用.-Verilog code. Certified success, as a standard cell library for the use of FPGA designers.
- 2022-06-15 14:54:08下载
- 积分:1
-
SHUMAGUAN
说明: FPGA 点亮数码管的灯,本例程支持6位数码管,因为我的FPGA开发板是这样子的(The lamp of digital tube illuminated by FPGA)
- 2020-06-18 10:20:02下载
- 积分:1
-
135个经典VerilogHDL源码和说明文档,入门的好资料
135个经典VerilogHDL源码和说明文档,入门的好资料-135 Classic VerilogHDL source and documentation, a good data entry
- 2022-01-20 23:10:53下载
- 积分:1
-
基于VHDL+FPGA的DDS信号发生设计,已经通过调式
基于VHDL+FPGA的DDS信号发生设计,已经通过调式-Based on VHDL+ FPGA design of the DDS signal has been through mode
- 2022-06-28 11:38:23下载
- 积分:1
-
ram
代码实现了一个由32位寄存器组成的寄存器组,并有多个控制输入和两个输出,方便使用。(The code implements a 32-bit register consisting of registers, and there are multiple control inputs and two outputs, easy to use.)
- 2009-10-23 16:09:44下载
- 积分:1
-
My-Simple-Specturm--Analyzer
基于LabVIEW FPGA的频谱估计与分析(the power spectrum estimation and analysis based on LabVIEW FPGA)
- 2013-11-13 08:45:40下载
- 积分:1
-
classic-examples-of-Verilog
一些verilo的经典实例,非常适合初学者(verilo of the classic examples, for beginners)
- 2011-08-01 09:01:34下载
- 积分:1