登录
首页 » VHDL » I2C interface standard modeling source

I2C interface standard modeling source

于 2022-01-24 发布 文件大小:310.05 kB
0 212
下载积分: 2 下载次数: 2

代码说明:

I2C接口标准建模源码,I2C interface standard modeling source-I2C interface standard modeling source

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于NiosⅡ的2 de2_tvproject
    本演示使用VGA输出和DVD播放器播放视频和音频输入
    2022-01-26 03:44:01下载
    积分:1
  • bubblesort1024ram
    说明:  快速冒泡排序基于FPGA实现,有测试文件以及设计图,实现1024*32位数序的多数排序,突破传统是的REG类型少数排序,利用RAM,针对RAM中的无序数的地址调换,达到排序目的,仅供学习交流(Rapid bubble sort based on FPGA, there are test documents and design drawings to achieve 1024* 32-digit sequence of the majority of sorting, breaking tradition is a REG types of minority sorting, the use of RAM, the disorder for the RAM address of the number of exchange, to sort purpose, only to learn the exchange of.)
    2010-03-24 15:19:50下载
    积分:1
  • 使用硬件描述语言(VHDL)的实现或门
    entity or1 is(a,b:in std_logic;y:out std_logic);architecture dataflow of or1 isbeginy
    2022-03-11 13:09:15下载
    积分:1
  • tb_modular
    说明:  Matlab to hdl code for Least_square testbench
    2020-06-17 12:20:02下载
    积分:1
  • reverse-string
    programe reverse a string in c
    2015-04-13 17:09:26下载
    积分:1
  • spi
    该程序是一个可完成订制化的SPI双向总线接口,时钟相位、极性,以及分频比全部可通过寄存器进行配置,已经在ISE下通过综合,占用资源少,强烈推荐 (The program is a complete custom of SPI bidirectional bus interface, clock phase, polarity, and the divider ratio can all be configured through the register, has been in the ISE through an integrated, small footprint, it is strongly recommended)
    2013-07-02 14:07:16下载
    积分:1
  • 用Verilog做的SD卡控制器(有详细的注释)
    SDIO 接口,实现SD卡的控制器功能,带有详细的注释(SDIO Interface,to realize the controller of SD Card,and have detail description.)
    2020-06-16 22:00:01下载
    积分:1
  • second7-02
    在quartusII环境下采用对编解码芯片HD6408和HD6409驱动的方式实现曼彻斯特编解码(Environment in quartusII codec chip used on the HD6408 and HD6409-driven way to achieve encoding and decoding of Manchester)
    2020-11-02 10:19:53下载
    积分:1
  • pipline_lms_and_rls_verilog
    流水线LMS,和RLS算法的Verilog代码,用于自适应信号处理的FPGA实现。(The Verilog code about fir_pipline_lms and fir_rls. They commonly used in adaptive signal processing in FPGA platform.)
    2021-05-06 20:58:37下载
    积分:1
  • 串口中断_niosII.rar 解压密码:www.21control.com
    串口中断_niosII.rar 解压密码:www.21control.com
    2023-01-05 21:10:04下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载