登录
首页 » VHDL » AVS motion compensation circuit of VLSI Design and Implementation of a standard...

AVS motion compensation circuit of VLSI Design and Implementation of a standard...

于 2022-01-21 发布 文件大小:211.40 kB
0 215
下载积分: 2 下载次数: 1

代码说明:

AVS运动补偿电路的VLSI设计与实现 提出了一种基于AVS标准的高效的运动补偿电路硬件结构,该设计采用了8 X 8块级流 水线操作,运动矢量归一化处理和插值滤波器组保证了流水线的高效运行以及硬件资源的最优 利用。采用Verilog语言完成了VLSI设计,并通过EDA软件给出仿真和综合结果。-AVS motion compensation circuit of VLSI Design and Implementation of a standard based on the AVS motion compensation circuit efficient hardware structure, the design used 8 X 8 block-level pipelining, the normalized motion vector processing and interpolation filter bank guarantee efficient operation of the pipeline, as well as the optimal use of hardware resources. Using Verilog language completed VLSI design and EDA software through simulation and synthesis results.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • rfid_re
    VHDL实现 DDS。大家共享吧,一起学习,一起进步(VHDL realize DDS. U.S. to share it with learning, with progress)
    2008-05-16 15:12:13下载
    积分:1
  • pong_C5H
    FPGA的经典例程,可以进行移植和借鉴使用(FPGA' s classic routines, can be transplanted and learn to use)
    2011-07-23 10:15:41下载
    积分:1
  • 基于FPGA的ELM仿真
    Efficient_Digital_Implementation_of_Extreme_Learning_Machines_for_Classification
    2022-07-18 22:42:33下载
    积分:1
  • uart_test
    用于实现上位机与下位机之间通过RS232协议来进行通讯。(It is used to realize communication between upper computer and lower computer through RS232 protocol.)
    2019-03-13 14:15:24下载
    积分:1
  • 4通道12位AD芯片 AD7862控制模块,VHDL源代码,适于单次转换采样,250K采样率....
    4通道12位AD芯片 AD7862控制模块,VHDL源代码,适于单次转换采样,250K采样率.-4-channel 12-bit AD chip AD7862 control module, VHDL source code, suitable for single conversion sampling, 250K sampling rate.
    2022-04-20 03:37:20下载
    积分:1
  • QSPI_FLASH_MODEL
    说明:  QSPI_FLASH_MODEL 可以设计时前端仿真使用(QSPI?_Flash_Model can be used in front-end simulation at design time)
    2019-12-25 15:12:50下载
    积分:1
  • exp_rom
    通过MATLAB产生单脉冲信号的数据,存储下来作为verilog代码实现的DDS的数据源,用于验证DA数据的ddio的调试是否有问题。(The data of monopulse signal generated by MATLAB is stored as the data source of DDS implemented by Verilog code to verify whether the ddio debugging of DA data is problematic.)
    2020-06-23 04:40:02下载
    积分:1
  • CPU-
    五级流水线CPU实现(带Hazard),还没来得及实现Cache求高人指教(pipeline CPU with Hazard)
    2020-12-03 12:59:24下载
    积分:1
  • Over_Current_Relay_Co_ordination
    try this for pq improvmnett
    2012-11-17 05:40:30下载
    积分:1
  • CYUSB3.0
    USB3.0开发板资料,采用CYUSB3.0(USB3.0 development board, using CYUSB3.0)
    2014-02-18 08:19:00下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载