登录
首页 » Verilog » 设计 verilog 蓝牙模块

设计 verilog 蓝牙模块

于 2022-01-21 发布 文件大小:1.77 MB
0 141
下载积分: 2 下载次数: 1

代码说明:

蓝牙是一种标准协议的设备 (如手机、 掌上电脑、 个人电脑和任何其他设备之间的无线连接。这一标准的主要目的是提供免版税标准这种无线协议。这个项目的目标是打造 HCI LMP,开源免费蓝牙基带控制器和高层次软件栈

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA I2C IP
    应用背景i2cSlave is a minimalist I2C slave IP core that provides the basic framework for the implementation of custom I2C slave devices. The core provides a means to read and write up to 256 8-byte registers. These registers can be connected to the users custom logic, thus implementing a simple control and status interface.关键技术The core has up 256 registers that can be accessed via I2C. I2C write operations are used to set the register address pointer, and write the register data. I2C reads are used to read the register data. Successive data reads or writes result in data being read or written from incremental register addresses. There is no limit on how much data can be read or written in a single access, but the internal register address pointer will wrap round to 0 once it reaches 255. Note that the address pointer is not initialized at reset, and the address pointer must
    2022-05-22 00:28:39下载
    积分:1
  • UART_prj_ViHDL
    vhdl project at sbu uni in iran uart
    2010-05-08 16:18:37下载
    积分:1
  • ahb slave code
    它支持ahb接口它是一个内存模型,当传输完成时给出正常响应,当发现地址超出范围时给出错误响应
    2022-03-07 13:35:13下载
    积分:1
  • 串行至并行转换器
    将串行数据转换为并行的 Verilog 代码。从 rs232 端口的 8 位串行数据转换为 8 位并行数据。
    2022-08-18 13:45:02下载
    积分:1
  • vc707-ucf-xdc-rdf0155-rev2-0
    vc707 board ucf xdc files
    2018-06-14 05:50:36下载
    积分:1
  • last
    verilog,FPGA的TDC电路设计(verilog ,TDC base on FPGA)
    2021-01-04 18:48:54下载
    积分:1
  • Verilog代码支持IO中断的CPU实现
    Verilog代码,支持IO,中断的cpu实现。(Verilog code, support IO, interrupt cpu implementation.)
    2020-07-05 20:28:59下载
    积分:1
  • 20753
    基于VHDL的FPGA开发快速入门·技巧·实例 ,电子工程师创新设计必备宝典系列之FPGA开发全攻,未来,FPGA 开 发能力对工程师而言将成为类似C 语言的基础能力之一,面对这样的发展趋势,你还能简单地将FPGA 当成一种逻辑器件吗?还能对FPGA 的发展无动于衷吗?(基于VHDL的FPGA开发快速入门·技巧·实例 )
    2013-12-19 09:33:31下载
    积分:1
  • TCD1304_drive
    FPGA驱动TCD1304AP线阵CCD,并经采集将数据通过串口传输至上位机(FPGA drives TCD1304AP linear CCD, and by collecting the data transmitted through the first bit machine serial)
    2021-05-15 18:30:02下载
    积分:1
  • 4位BCD计数器
    用Verilog语言编程实现4位BCD计数器的功能(Write the programm with Verilog language to implement the function of 4 - bit BCD counter.)
    2020-11-30 13:49:27下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载