-
wcnc08-bc
Effi cient Cooperative Diversity Schemes and Radio
Resource Allocation for IEEE 802.16j
- 2011-09-27 19:10:26下载
- 积分:1
-
蓝牙调频通信系统
这是一个蓝牙调频通信系统,通过matlab simulink实现(his is a bluetooth FM communication system, through matlab simulink implementation)
- 2018-07-08 23:42:53下载
- 积分:1
-
Hughes-Hartogs_algo
OFDM系统的自适应功率和比特分配算法,实现系统资源的自适应分配(4)--原创(adaptive allocation for OFDM system)
- 2020-10-22 00:57:24下载
- 积分:1
-
MyMath
C++实现多种常用数字信号处理算法,傅里叶变换,FIR滤波器,IIR滤波器,卷积等(C++ implementation of a variety of commonly used digital signal processing algorithms, Fourier transform, FIR filters, IIR filters, convolution, etc.)
- 2016-01-12 11:39:55下载
- 积分:1
-
bch_encode
BCH编码的matlab程序,实现BCH(1023,1013)(BCH coding matlab program to achieve the BCH (1023,1013))
- 2021-02-23 22:29:40下载
- 积分:1
-
Communication-by-SerialPort
实现串口通信 可以收发数据 可以是数字也可以是ASCII(Serial communication)
- 2013-07-24 10:10:28下载
- 积分:1
-
7
说明: 7. 单径瑞利信道中的两发一收STBC:
(1) 分析误码率的理论性能,画出比特信噪比与误码率的关系曲线。
(2) 请设计一种具体的导引辅助的信道估计方法,用Simulink进行仿真,测量BPSK调制时的误码率性能。画出比特信噪比与信道估计均方误差的关系曲线,画出比特信噪比与误码率的关系曲线。(7. Two outgoing and one outgoing STBC in single-path Rayleigh channel:
(1) analyze the theoretical performance of bit error rate and draw the curve of the relationship between bit SNR and bit error rate.
(2) please design a specific navigation-assisted channel estimation method, Simulink simulation, measurement of BPSK modulation error rate performance.The relation curve between the bit signal-noise ratio and the mean square error of channel estimation is drawn, and the relation curve between the bit signal-noise ratio and the bit error rate is drawn.)
- 2019-01-15 11:00:37下载
- 积分:1
-
qpsk
matlab code for qpsk
- 2020-07-13 09:08:52下载
- 积分:1
-
rn-bluetooth-um
bluetooth é o que há, manda ve no perl.
- 2012-05-16 05:25:50下载
- 积分:1
-
TheResearchAndIPDesignOfSMBusBasedSmartBattery
本文研究了SMBus
规范,介绍了典型的基于片上系统(SoC)设计的知识产权核(IP)实现,采用自顶向下
(Top-down)的集成电路设计方法完成了设计,并架构了基于总线功能模型(BFM)的验证平台
完成功能仿真,顺利完成了逻辑综合和时序仿真。FPGA 验证和投片后测试均表明设计具有
良好的性能。(This paper studies the SMBus specification, based on the introduction of the typical system-on-chip (SoC) intellectual property core design (IP) implementation, using top-down (Top-down) of the integrated circuit design methods achieve a design and architecture based on the total Line functional model (BFM) achieve functional verification platform for simulation, successfully completed a logic synthesis and timing simulation. FPGA silicon validation and post-tests show that the design has good performance.)
- 2009-03-26 12:16:53下载
- 积分:1