登录
首页 » Verilog » 简易数字频率计

简易数字频率计

于 2023-08-17 发布 文件大小:2.63 MB
0 200
下载积分: 2 下载次数: 1

代码说明:

利用FPGA制作的简易数字频率计,简单实用。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 人脸识别(3D)
    说明:  基于高清视频的3D人脸识别源代码,四万多行,经过FPGA实际验证,最近调试完毕。(The source code of 3D face recognition based on HD video, more than 40,000 lines, has been verified by the actual FPGA, and has been debugged recently.)
    2019-07-01 16:22:46下载
    积分:1
  • DisplayPort Link training optimization
    说明:  介绍了Displayport规格中lind training的背景研究,设计和实现。(As the requirement for bandwidth continues to increase in the video market, retaining the signal integrity becomes increasingly more difficult. For many of todays commonly used video interfaces, there are devices that can be used to assist in this matter. However, the use of such a device is only partially documented in the DisplayPort specification for the receiving image device, which means that the receiving side of the video link is free to choose its own implementation. This report presents, together with background research and design decisions, a suggestion for such an implementation. This implementation would need to be compatible towards a wide range of possible video Source devices and DisplayPort cables.)
    2021-01-11 16:48:49下载
    积分:1
  • Verilog-HDL-tutorial
    verilog HDL经典的入门书籍,内容很详细,讲了许多实例,适合硬件描述语言初学者。(verilog HDL classic introductory book, the content is very detailed, spoke many instances, suitable hardware description language for beginners.)
    2013-10-08 20:21:51下载
    积分:1
  • 4位BCD计数器
    用Verilog语言编程实现4位BCD计数器的功能(Write the programm with Verilog language to implement the function of 4 - bit BCD counter.)
    2020-11-30 13:49:27下载
    积分:1
  • I2C
    I2C的实现,可以扩展进而控制有关I2C的器件达到操作员的控制目的。(I2C implementations, can be extended further having control of the I2C device operator control purposes.)
    2015-06-06 21:21:05下载
    积分:1
  • SHUMAGUAN
    说明:  FPGA 点亮数码管的灯,本例程支持6位数码管,因为我的FPGA开发板是这样子的(The lamp of digital tube illuminated by FPGA)
    2020-06-18 10:20:02下载
    积分:1
  • CPU 多周期
    多周期CPU设计所有模块全部代码,ISE工具环境下,经验证成功实现
    2022-03-25 05:59:24下载
    积分:1
  • adder.ripple
    an 16 bit ripple carry adder
    2012-11-02 23:20:33下载
    积分:1
  • 移相器 verilog
    这是移位器对Verilog一个桶式移位器的结构通用的方法需要生成块。 for循环中产生块将揭开在编译时,不运行时间就像一个for循环像一个永远阻塞。为了保持它的通用也有有2比1多路复用器有一个参数化的宽度。仅供参考,你可以使用与功能代码太生成模块,例如注释掉mux_2to1实例并取消它下面的赋值语句。通过读取IEEE标准1800年至2012年§27.生成结构了解更多有关生成块。
    2022-03-01 04:06:29下载
    积分:1
  • rfid new code
    说明:  In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
    2019-04-30 16:54:27下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载