登录
首页 » VHDL » Based on the VHDL language for selecting the three sequences, you can have a cyc...

Based on the VHDL language for selecting the three sequences, you can have a cyc...

于 2023-08-16 发布 文件大小:2.81 kB
0 125
下载积分: 2 下载次数: 1

代码说明:

基于VHDL语言的3级序列的产生,可以循环产生周期为7的m序列 -Based on the VHDL language for selecting the three sequences, you can have a cycle for cycle 7 m sequence

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • usbhostslave
    说明:  USB主机和设备的verilog代码,实现了USB1.1协议规范的要求(USB host and equipment Verilog code to achieve the USB 1.1 protocol specification requirements)
    2005-09-13 11:34:09下载
    积分:1
  • spartanII 是xilinx公司提供的一款高性能FGPA芯片,本文详细介绍spartanII的体系结构和编程!...
    spartanII 是xilinx公司提供的一款高性能FGPA芯片,本文详细介绍spartanII的体系结构和编程!-spartanII Xilinx is provided by a high-performance chip FGPA, spartanII This paper describes the architecture and programming!
    2022-03-03 02:06:35下载
    积分:1
  • user_logic_VGA_Controller,适合于DE2开发板,把这个文件夹放在工程目录之中,就可以在SOPC里直接添加VGA_Controller I...
    user_logic_VGA_Controller,适合于DE2开发板,把这个文件夹放在工程目录之中,就可以在SOPC里直接添加VGA_Controller IP核了,很方便使用。-user_logic_VGA_Controller. suitable for Dictyophora development board, this folder on the project directory, it can be added directly SOPC Lane VGA_Controller IP core, very convenient to use.
    2022-07-06 22:09:23下载
    积分:1
  • vhdl
    code for fft non synthesisable in xilinx ise
    2013-09-30 13:16:13下载
    积分:1
  • 硬件描述语言,verilog HDL,实现了解码器的设计
    硬件描述语言,verilog HDL,实现了解码器的设计-hardware description language, verilog HDL, the decoding of Design
    2022-06-03 04:23:49下载
    积分:1
  • The number of organ controller Verilog code, with English Notes.
    数字电子琴控制器的VERILOG代码,含中文注释.-The number of organ controller Verilog code, with English Notes.
    2022-02-28 22:36:52下载
    积分:1
  • NIOSII-Qsys_v1.3.1
    黑金刚FPGA开发板使用说明文档,讲诉了NIOS和Qsys的详细开发步奏,值得学习。(KINGBOX FPGA development board documentation, recounts in detail the development of step-outs and Qsys NIOS, it is worth learning.)
    2015-03-25 13:42:03下载
    积分:1
  • io_uart
    verilog设计的32位IO口扫描后通过串口发送到计算机(Verilog design of 32 bit IO export after scanning through the serial port to the computer)
    2012-12-27 00:05:01下载
    积分:1
  • BCH3
    BCH3.c,提供m<21以下的所有码长的BCH编解码模块。以供大家参考。谢谢(BCH encoder&decoder GF(2^m) m<21)
    2021-01-26 11:58:36下载
    积分:1
  • 数字密码引爆器的输入描述:1、 在开始输入密码以前的等待状态,首先要按READY键,表示目前准备就绪,可以输入数字密码;2、 当引爆事件发生后,应该回到等待状态...
    数字密码引爆器的输入描述:1、 在开始输入密码以前的等待状态,首先要按READY键,表示目前准备就绪,可以输入数字密码;2、 当引爆事件发生后,应该回到等待状态,设置WAIT_T键;3、 如果输入密码不正确,此时要操作READY和WAIT_T是不起作用的,必须由设计人员重新设置到等待状态,设置SETUP键,SETUP为内部按键,操作人员应该不能接触;4、 确定密码输入后,要设计一个点火按键FIRE;-digit passwords detonated"s input Description : one at the start and enter the password before the wait state, according to First READY button, now ready to be imported into digital code; Two, when detonated after the incident, should wait for the state to set up WAIT_T bond; three, if a password is not correct, this time to operate READY WAIT_T and is non-functional, the design must be re-installed to wait for the state, set up SETUP button SETUP internal keys, the operator should not contact; 4 to determine the password, to design a FIRE- ignition keys;
    2022-02-26 18:42:40下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载