登录
首页 » VHDL » Based on the VHDL language for selecting the three sequences, you can have a cyc...

Based on the VHDL language for selecting the three sequences, you can have a cyc...

于 2023-08-16 发布 文件大小:2.81 kB
0 120
下载积分: 2 下载次数: 1

代码说明:

基于VHDL语言的3级序列的产生,可以循环产生周期为7的m序列 -Based on the VHDL language for selecting the three sequences, you can have a cycle for cycle 7 m sequence

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 80211_Transmitter_VerilogHDL
    802.11a Transmitter implementation Using Verilog
    2021-01-20 15:28:41下载
    积分:1
  • qianzhaowang
    说明:  一个简单的千兆以太网UDP协议的实现,可以实现数据的收发和ARP,实现PC端与FPGA的以太网通信(A simple implementation of Gigabit Ethernet UDP protocol can realize data sending and receiving and ARP, and realize Ethernet communication between PC and FPGA.)
    2019-01-21 17:18:13下载
    积分:1
  • AD
    说明:  FPGA实现的AD采样控制程序的源码,欢迎大家下载(FPGA implementation of the AD sampling control)
    2021-04-14 21:18:55下载
    积分:1
  • 文章论述如何将向modelsim中添加仿真库,包括添加xilinx,altera,actel公司的仿真库的方法...
    文章论述如何将向modelsim中添加仿真库,包括添加xilinx,altera,actel公司的仿真库的方法-Article on how to add ModelSim simulation library, including the add xilinx, altera, actel the company
    2022-02-13 01:04:22下载
    积分:1
  • A complete viterbi coding procedures, the use of VHDL language, as well as test...
    一个完整的viterbi编码程序,使用vhdl语言编写,还有测试程序-A complete viterbi coding procedures, the use of VHDL language, as well as test procedures
    2022-04-12 08:34:41下载
    积分:1
  • frequency_generator
    DDS in our camera design
    2010-02-26 22:21:26下载
    积分:1
  • XadcMicroblaze-master
    用zynq实现片内的数模转换,基于最新的zynq平台(zynq xadc on FPGA arm)
    2020-06-21 12:00:02下载
    积分:1
  • CPU-master
    misp,五级流水源码,实现一个建议的cpu(Misp, five-stage flow source code, implementation of a recommended CPU)
    2020-06-16 00:00:07下载
    积分:1
  • 信号的提取
    说明:  1、SignalTap II Logic Analyzer使用方法; 2、掌握捕获条件的设置 3、学会硬件信号分析,了解硬件信号监视和软件调试的差异(1. How to use signaltap II logic analyzer; 2. Master the setting of capture conditions 3. Learn hardware signal analysis, understand the difference between hardware signal monitoring and software debugging)
    2021-01-11 14:31:37下载
    积分:1
  • UART
    说明:  使用FPGA的FIFO,状态机,乒乓操作等实现了异步UART。(The use of FPGA-FIFO, state machine, ping-pong operation to achieve the asynchronous UART.)
    2008-10-09 15:59:20下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载