登录
首页 » VHDL » the program two integers and the sum of squared output

the program two integers and the sum of squared output

于 2023-08-09 发布 文件大小:3.52 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

本程序实现两个整数平方和相加并且输出结果-the program two integers and the sum of squared output

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vhdl描述的显示代码 maxplus2开发环境
    vhdl描述的显示代码 maxplus2开发环境-VHDL description of the display code development environment maxplus2
    2022-07-25 04:14:57下载
    积分:1
  • SASX
    Use of Kalman and EKF on two-phase permanent magnet synchronous motor of the state estimate CDCDCDCDCCC
    2020-06-24 11:40:02下载
    积分:1
  • ad9983的检测视频信号的code及其project 用的是xilinx 的virtex4 但不包括I2C...
    ad9983的检测视频信号的code及其project 用的是xilinx 的virtex4 但不包括I2C-ad9983 test video signal code and the project using a xilinx the virtex4 but does not include I2C
    2022-03-17 20:04:49下载
    积分:1
  • vga
    vga,显示彩条,及其简单易懂,适合初学(vga, display color bars, and its easy-to-understand, suitable for beginners)
    2012-10-10 21:10:15下载
    积分:1
  • 256M_sdram_OK
    改自特权同学verilog语言写sdram测试程序;支持256M内存(verilog sdram )
    2013-12-23 16:15:43下载
    积分:1
  • bt656_decode
    说明:  将嵌入式BT656格式数据解码出带行场同步信号的YCbCr422格式数据(Decoding Embedded BT656 Format Data to YCbCr422 Format Data with Field Synchronization Signa)
    2021-01-28 10:38:35下载
    积分:1
  • UART
    说明:  基于FPGA设计的串口发送及接收程序,波特率可调(FPGA - based serial port sending and receiving)
    2020-06-18 23:20:01下载
    积分:1
  • 各种常用模块的VHDL描叙实例,PDF格式
    各种常用模块的VHDL描叙实例,PDF格式-various modules used VHDL depicts examples, PDF format
    2022-03-21 06:08:45下载
    积分:1
  • USB2.0的IP核(详细verilog源码和文档)
    USB2.0的IP核开发.代码可以直接使用已经验证过(USB2.0 IP kernel development. Code can be used directly, has been verified)
    2020-12-24 18:49:04下载
    积分:1
  • 8b10b
    8b10b编解码,用于光通信和千兆以太网,verilog编写,已验证(8b10b codec for optical communications and Gigabit Ethernet, verilog prepared Verified)
    2021-01-27 09:48:41下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载