登录
首页 » VHDL » 该PPT是一个内部教学资料,想学习EDA技术的朋友可以看看这个教学资料。...

该PPT是一个内部教学资料,想学习EDA技术的朋友可以看看这个教学资料。...

于 2023-08-07 发布 文件大小:5.58 MB
0 150
下载积分: 2 下载次数: 1

代码说明:

该PPT是一个内部教学资料,想学习EDA技术的朋友可以看看这个教学资料。-The PPT is an internal teaching materials, want to learn EDA technologies friends can look at the teaching and learning materials.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 串口程序,基于VHDL 的,很好的程序 快下吧
    串口程序,基于VHDL 的,很好的程序 快下吧-Serial procedures, based on VHDL, and a very good program, are you fast
    2022-02-04 10:08:53下载
    积分:1
  • 2-ADC—单通道(DMA读取)
    说明:  STM32F103 ADC 通过DMA进行读取(STM32F103 ADC reads by DMA)
    2020-08-20 15:36:26下载
    积分:1
  • 高级加密标准AES的FPGA实现,支持128,256密钥长度格式
    高级加密标准AES的FPGA实现,支持128,256密钥长度格式-Advanced Encryption Standard AES, FPGA implementation to support 128,256 key length format
    2022-03-25 02:47:08下载
    积分:1
  • 8_BUS
    BUS documentation and map reffereces
    2020-06-25 19:40:02下载
    积分:1
  • yiweijicunq
    说明:  16位右移位寄存器 下面描述的是一个位宽为16位的右移位寄存器,实际具有环形移位的功能,是在右移位寄存器的基础上将最低位的输出端接到最高位的输入端构成的。其功能为当时钟上升沿到达时,输入信号的最低位移位到最高位,其余各位依次向右移动一位。(16-bit right shift register The following description is a right shift register with a bit width of 16 bits. It actually has the function of circular shift. It is based on the right shift register, which connects the lowest bit output terminal to the highest bit input terminal. Its function is that when the rising edge of the clock arrives, the lowest displacement of the input signal reaches the highest position, and the rest of you move one bit to the right in turn.)
    2020-08-18 09:58:21下载
    积分:1
  • Ldpc_DecodeV1
    block-LDPC 译码VHDL 源代码(block-LDPC decode VHDL source)
    2011-09-13 11:28:53下载
    积分:1
  • 四种常用FPGA设计技巧,包括乒乓结构等。
    四种常用FPGA设计技巧,包括乒乓结构等。-Four kinds of commonly used FPGA design skills, including ping-pong structure.
    2022-05-19 22:16:35下载
    积分:1
  • 6
    说明:  4位数码扫描显示电路,我们控制一个七段LED需要8个输出端口;如果要输出四位十进制数,就需要32的输出端口,这将占用大量的端口资源。采用串行扫描显示,我们只需要8+4共12个端口即可。其原理是:用一个四位的输出端控制,某一时刻只选中其中的一个LED(输出为‘1’表示选中),八位的输出端将该LED所需要显示的值输出;然后四位的输出端值改变,选中下一个LED。这样依次类推。如果选择的频率很快,达到50Hz以上,由于人眼的视觉暂留效应,看起来就像4个LED同时显示。 设计一个程序,输入四个一位十进制数,用4个LED显示出来。CLK采用频率可调信号发生器,逐渐改变频率,观察扫描频率的改变对输出效果的影响。 输入:连续脉冲,逻辑开关;输出:七段LED。 (4 digital scanning display circuit, we need to control a seven-segment LED output port 8 If you want to output four decimal numbers, you need the output port 32, which will take up a lot of ports. Serial scans showed, we need only 8 of 12 ports can be+4. The principle is: the output of four with a control, a time to select only one LED (output 1 is selected), 8 output of the LED by the need to show the value of the output then The output value of the four changes, select the next LED. This and so on. If you select the frequency rapidly, reaching more than 50Hz, as the human eye s persistence of vision effect, looks like a 4 LED display simultaneously. Design a program, enter a decimal number four, with four LED display. CLK signal generator with adjustable frequency, gradually changing the frequency of observed changes in scan frequency effect on the output. Input: Continuous pulse, logic switches output: seven-segment LED.)
    2010-06-21 22:07:59下载
    积分:1
  • ALTERA嵌入式设计大赛获奖作品文章,非常适合DE2开发参考
    ALTERA嵌入式设计大赛获奖作品文章,非常适合DE2开发参考-ALTERA Embedded Design Competition Prize-winning article, very suitable for the development of reference DE2
    2022-04-07 11:00:16下载
    积分:1
  • I2C Bus Controller ALTERA the VHDL source code
    I2C总线控制器 altera提供的VHDL的源程序代码-I2C Bus Controller ALTERA the VHDL source code
    2022-01-25 15:11:56下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载