登录
首页 » Verilog » Nexys 4 7 段显示器

Nexys 4 7 段显示器

于 2023-07-11 发布 文件大小:147.19 kB
0 140
下载积分: 2 下载次数: 1

代码说明:

这是一个简单的方式来创建一个 verilog 模块为 7 段的目的,是很容易阅读和它可以测试您的 nexys 4 对 FPGA。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 16-bit-CPU
    单周期16位CPU的设计,我们的计算机组成原理课设,可以实现R型、I型和J型指令,内有报告和指导书(Single-cycle 16-bit CPU design, our Principles of Computer Organization class set, you can achieve R-type, type I, and J-type instructions, reports and instructions)
    2020-08-02 10:28:35下载
    积分:1
  • gps
    基于fpga和dsp架构的gps接收机的设计和实现(Design and Implementation of gps Receiver Based on fpga)
    2017-05-25 17:44:51下载
    积分:1
  • 异步FIFO代码
    异步fifo设计代码,包含完整过程,需要的朋友可以参考,实际设计代码,参考了多个版本,通过了项目验证,已经实际应用。
    2022-02-24 12:15:30下载
    积分:1
  • rs232
    基于 hdl语言的re232通信实验的设计,程序简单明了,一学就会(rs232 communication)
    2012-03-26 21:41:47下载
    积分:1
  • 2018全国大学生FPGA大赛封闭测试上机题
    说明:  2018全国大学生FPGA创新设计大赛南京总决赛封闭测试题目,以及自己编写的verilog和testbench,欢迎学习借鉴(The closed test topic of the 2018 National Undergraduate FPGA innovation design competition Nanjing finals, as well as Verilog and testbench compiled by ourselves, are welcome to learn)
    2020-11-23 22:39:33下载
    积分:1
  • multiplier.tar
    用vhdl实现的booth算法乘法器,包含了multiplexer和rca adder,同时提供了一个测试文件,modelsim测试通过(Algorithm with a booth multiplier vhdl implementation, including a multiplexer and rca adder, while providing a test file, modelsim test pass)
    2021-04-14 13:18:55下载
    积分:1
  • A402-OutputTFT-LCDDriverICWithPower
    文档主要是关于TFT-LCD的相关资料,是有关TFT-lcd芯片的结构与设计理念,对于在这方面学习的朋友有比较大帮助(402 output thinfilm transistorliqu idcrystal display(TFT-LCDdriver integrated circui(ICwith power controlbasedon the number of color stobe displaye disdescribed. Toachievethistypeofpowercontrol,referencevoltagebuffersare turnedonandoffaccordingtotheselectednumberofcolors.)
    2011-08-20 17:08:00下载
    积分:1
  • -Elliptic
    We present elliptic curve cryptography (ECC) coprocessor, which is dual-field processor with projective coordinator. We have implemented architecture for scalar multiplication, which is key operation in elliptic curve cryptography. Our coprocessor can be adapted both prime field and binary field, also contains a control unit with 256 bit serial and parallel operations , which provide integrated highthroughput with low power consumptions. Our scalar multiplier architecture operation is perform base on clock rate and produce better performance in term of time and area compared to similar works. We used Verilog for programming and synthesized using Xilinx Vertex II Pro devices. Simulation was done with Modelsim XE 6.1e, VLSI simulation software from Mentor Graphics Corporation especially for Xilinx devices.
    2012-02-09 10:48:50下载
    积分:1
  • Service-Manual-LG-TV-LCD-DISPLAY-models-2011
    Service Manual LG TV LCD DISPLAY models 2011
    2012-11-22 10:26:51下载
    积分:1
  • verilog实现的RS译码器
    verilog实现的RS(204,188)译码器,包括各个模块详细的功能说明,已经通过仿真验证,亲测可用
    2022-08-03 02:22:53下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载